參數(shù)資料
型號(hào)： 38D5
廠商： Renesas Technology Corp.
英文描述： SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
中文描述： 單芯片8位CMOS微機(jī)
文件頁(yè)數(shù)： 27/141頁(yè)
文件大小： 2027K
代理商： 38D5
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)當(dāng)前第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)
Rev.3.01
REJ03B0158-0301
Aug 08, 2007
Page 27 of 134
38D5 Group
INTERRUPTS
The 38D5 Group interrupts are vector interrupts with a fixed
priority scheme, and generated by 16 sources among 17 sources:
6 external, 10 internal, and 1 software.
The interrupt sources, vector addresses
(1)
, and interrupt priority
are shown in Table 11.
Each interrupt except the BRK instruction interrupt has the
interrupt request bit and the interrupt enable bit. These bits and
the interrupt disable flag (I flag) control the acceptance of
interrupt requests. Figure 18 shows an interrupt control diagram.
An interrupt requests is accepted when all of the following
conditions are satisfied:
Interrupt disable flag ................................ “0”
Interrupt request bit .................................. “1”
Interrupt enable bit ................................... “1”
Though the interrupt priority is determined by hardware, priority
processing can be performed by software using the above bits
and flag.
NOTES:
1. Vector addresses contain interrupt jump destination addresses.
2. Reset function in the same way as an interrupt with the highest priority.
3. INT
0
, and INT
1
input pins are selected by the interrupt edge selection register (INTEDGE).
Table 11
Interrupt vector addresses and priority
Interrupt Source
Priority
Vector Addresses
(1)
High
FFFD
16
FFFB
16
Interrupt Request
Generating Conditions
Remarks
Low
FFFC
16
FFFA
16
Reset
(2)
INT
0
(INT
00
or
INT
01
)
(3)
INT
1
(INT
10
or
INT
11
)
(3)
INT
2
1
2
At reset
At detection of either rising or falling
edge of INT
0
input
Non-maskable
External interrupt (active edge selectable)
3
FFF9
16
FFF8
16
At detection of either rising or falling
edge of INT
1
input
External interrupt (active edge selectable)
4
FFF7
16
FFF6
16
At detection of either rising or falling
edge of INT
2
input
At falling of ports P2
0
P2
3,
P4
4
P4
7
input logical level AND
At timer X underflow
At timer 1 underflow
At timer 2 underflow
At timer 3 underflow
At timer 4 underflow
At completion of serial I/O1 data receive Valid only when serial I/O1 is selected
At completion of serial I/O1 transmit
shift or transmit buffer is empty
At completion of serial I/O2 data
transmit/receive
At detection of either rising or falling
edge of CNTR
0
input
At timer Y underflow
At detection of either rising or falling
edge of CNTR
1
input
At completion of A/D conversion
At BRK instruction execution
Valid when INT
2
interrupt is selected
External interrupt (active edge selectable)
Valid when Key input interrupt is
selected
External interrupt (falling valid)
Key input
(key-on wakeup)
Timer X
Timer 1
Timer 2
Timer 3
Timer 4
Serial I/O1 receive
Serial I/O1 transmit
5
FFF5
16
FFF4
16
6
7
8
9
10
11
12
FFF3
16
FFF1
16
FFEF
16
FFED
16
FFEB
16
FFE9
16
FFE7
16
FFF2
16
FFF0
16
FFEE
16
FFEC
16
FFEA
16
FFE8
16
FFE6
16
Valid only when serial I/O1 is selected
Serial I/O2
13
FFE5
16
FFE4
16
CNTR
0
14
FFE3
16
FFE2
16
External interrupt (active edge selectable)
Timer Y
CNTR
1
15
FFE1
16
FFE0
16
External interrupt (active edge selectable)
A/D conversion
BRK instruction
16
17
FFDF
16
FFDD
16
FFDE
16
FFDC
16
Non-maskable software interrupt
相關(guān)PDF資料
PDF描述
38F1222 300mA LDO Linear Regulators with Internal Microprocessor Reset Circuit
TA5M STECKER DIN MINI 5POL
70B5031 KUPPLUNG DIN MINI 5POL
39-26-3050 300mA LDO Linear Regulators with Internal Microprocessor Reset Circuit
390KD05JX 11 to 460 Volts Varistor 0.7 to 29 Joule
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
38D5_07 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:Standard Characteristics Example
38D5_08 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
38D511G015FE6AD 制造商:Sprague/Vishay 功能描述:AL015X751
38D5-FMV 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:Standard Characteristics (Flash Memory Version)
38DDP11B11M1QT 功能描述:SWITCH PUSH DPDT,O-N-O,N,SL,LF , 制造商:grayhill inc. 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:1
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*