Rev.3.01
REJ03B0158-0301
Aug 08, 2007
Page 37 of 134
38D5 Group
16-bit Timer
Read and write operation on 16-bit timer must be performed for
both high and low-order bytes. When reading a 16-bit timer, read
the high-order byte first. When writing to a 16-bit timer, write the
low-order byte first. The 16-bit timer cannot perform the correct
operation when reading during the write operation, or when
writing during the read operation.
Fig. 28 Timer X block diagram
Data bus
1/2
1/4
Frequency
divider
Noise filter sampling
clock selection bit
“1”
“0”
Timer X interrupt
request
Timer X (high-order)(8)
Timer X (low-order)(8)
Timer X (high-order) latch (8)
Timer X (low-order) latch (8)
Equal
“000”
“001”
“010”
“011”
“101”
Pulse width
measurement
mode
Timer X count
stop bit
INT
2
0
active
CNTR
Timer X operating
mode bits
CNTR
0
interrupt request
“100”
Extend latch (2)
Timer X write
control bit
Timer 1 interrupt
D Q
Latch
Data for control of event counter window
CNTR
0
INT
00
/INT
01
0
μ
s
4/f(X
IN
)
8/f(X
IN
)
16/f(X
IN
)
External trigger delay time
selection bits
“00”
“01”
“10”
“11”
Noise filter
(4 times same
levels judgment)
INT
0
interrupt request
Timer X count source selection bit
Xc
IN
“1”
“0”
Clock for Timer X
X
IN
Frequency divider
Timer X frequency
division selection bits
2
detection
“00”
“01”
“10”
“11”
Timer X output
control bit 1
Timer X output
control bit 2
Timer X operating
“010”
Delay
circuit
“000”
“001”
“011”
“100”
“101”
Timer X operating
mode bits
“010”
Compare register 3 (low-order)(8) Compare register 3 (high-order)(8)
Compare register 1 (low-order)(8) Compare register 1 (high-order)(8)
Compare register 2 (low-order)(8) Compare register 2 (high-order)(8)
Q
Q
T
S
Pulse output mode
Timer X output 1
selection bit
P6
5
latch
P6
5
direction
register
P6
5
/T
XOUT1
/(LED
3
)
Q
Q
T
R
Timer X output 1
active edge switch
bit
“0”
“1”
IGBT output mode
PWM mode
Q
Q
T
R
Timer X output 2
selection bit
P6
3
latch
P6
3
direction
register
P6
3
/T
XOUT2
/(LED
1
)
Timer X output 2
active edge
switch bit
“0”
“1”
Extend counter (2)
φ
SOURCE
Note1:
φ
SOURCE indicates the followings:
X
IN
input in the frequency/2, 4, or 8 mode
On-chip oscillator divided by 4 in the on-chip oscillator mode
Sub-clock in the low-speed mode
“0”
“1”
Delay circuit 1/2
“1”
“0”
×
2
Trigger for IGBT input control bit
Trigger for IGBT input control bit
INT
10
/INT
11
Edge
selection
Edge
selection
Edge
selection
Edge
detection
(1)