![](http://datasheet.mmic.net.cn/330000/MB90F562_datasheet_16437954/MB90F562_436.png)
412
CHAPTER 14 DTP/EXTERNAL INTERRUPT CIRCUIT
MB90560 series
14.4
14.4.3 Request level setting register (ELVR)
DTP/External Interrupt Circuit Registers
The request level setting register (ELVR) selects the level or edge of the signal input to
each DTP/external interrupt pin that is to be detected as a DTP/external interrupt cause.
I
Request level setting register (ELVR)
Figure 14.4-4 Request level setting register (ELVR)
Table 14.4-4 Function description of each bit of the request level setting register (ELVR)
Bit name
Function
Bit15
Bit14
Bit13
Bit12
Bit11
Bit10
Bit9
Bit8
Bit7
Bit6
Bit5
Bit4
Bit3
Bit2
Bit1
Bit0
LB7 to LB0 and
LA7 to LA0:
Request detection
selection bits
Each of these bits selects the level or edge of the signal
input to the DTP/external interrupt pin to be detected as a
DTP/external interrupt cause.
Two bits are assigned to each pin.
[Reference]
If the selected detection signal is input to a DTP/external
interrupt pin, the external interrupt request flag bit is set to
“1” regardless of the settings of the DTP/interrupt enable
register (ENIR).
LB7
LB0
0
0
1
1
LA7
LA0
0
1
External interrupt request detection selection bits
The L level is to be detected.
The H level is to be detected.
A rising edge is to be detected.
A falling edge is to be detected.
0
1
Address
000033
H
LB3
Bit7
Bit0
LA3 LB2 LA2 LB1 LA1 LB0 LA0
Bit6
Bit5
Bit4
Bit3
Bit2
Bit1
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
00000000
B
00000000
B
Initial value
LB7
Bit15
Bit8
LA7 LB6 LA6 LB5 LA5 LB4 LA4
Bit14 Bit13 Bit12 Bit11 Bit10 Bit9
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W: Read/write enabled
:Initial value