![](http://datasheet.mmic.net.cn/330000/MB90F562_datasheet_16437954/MB90F562_19.png)
MB90560 series
xvii
TABLES
Table 1.2-1
Product lineup of the MB90560 series ....................................................................................4
Table 1.6-1
Pin functions ..........................................................................................................................14
Table 1.6-2
Pin functions (Continued) ......................................................................................................15
Table 1.6-3
Pin functions (Continued) ......................................................................................................16
Table 1.7-1
I/O circuit types ......................................................................................................................18
Table 1.7-2
I/O circuit types (Continued) ..................................................................................................19
Table 2.4-1
Access space and main function of each bank register ........................................................32
Table 2.4-2
Addressing and default spaces .............................................................................................33
Table 2.7-1
Initial values of the dedicated registers .................................................................................39
Table 2.7-2
Stack address specification ...................................................................................................44
Table 2.7-3
Interrupt level mask register (ILM) and interrupt level priority ...............................................51
Table 2.8-1
Typical functions of general-purpose registers ......................................................................57
Table 2.9-1
Bank select prefix codes and selected memory spaces ........................................................60
Table 2.9-2
Instructions not affected by bank select prefix codes ............................................................60
Table 2.9-3
Instructions which use requires caution when bank select prefix codes are used ................61
Table 2.9-4
Instructions whose use requires caution when the common register bank prefix (CMR)
is used ...................................................................................................................................62
Table 2.9-5
Instructions requiring caution when the flag change suppression prefix (NCC) is used .......63
Table 2.9-6
Prefix codes and interrupt/hold suppression instructions .....................................................64
Table 3.1-1
Reset causes .........................................................................................................................68
Table 3.2-1
Reset causes and oscillation stabilization wait intervals .......................................................70
Table 3.2-2
Oscillation stabilization wait intervals set by the clock selection register (CKSCR) .............70
Table 3.5-1
Correspondence between reset cause bits and reset causes ...............................................77
Table 4.3-1
Function description of each bit of the clock selection register (CKSCR) .............................87
Table 5.3-1
Function description of each bit of the low power consumption mode control register
(LPMCR) ...............................................................................................................................99
Table 5.3-2
Instructions to be used for switching to low power consumption mode ...............................100
Table 5.5-1
Operation statuses during standby mode ............................................................................103
Table 5.6-1
Low power consumption mode operating states .................................................................113
Table 5.6-2
Clock mode switching and release ......................................................................................113
Table 5.6-3
Switching to and release of standby mode ..........................................................................114
Table 5.7-1
State of pins in single-chip mode ........................................................................................115
Table 6.2-1
Interrupt vectors ..................................................................................................................122
Table 6.2-2
Interrupt causes, interrupt vectors, and interrupt control registers ......................................123
Table 6.3-1
Interrupt control registers ....................................................................................................124
Table 6.3-2
Correspondence between the interrupt level setting bits and interrupt levels .....................129