![](http://datasheet.mmic.net.cn/330000/MB90F562_datasheet_16437954/MB90F562_129.png)
MB90560 series
CHAPTER 5 LOW POWER CONSUMPTION MODE
105
G
Return to normal mode by an interrupt
If an interrupt request of level 7 or higher is issued from a peripheral circuit during sleep mode,
sleep mode is released. After release, the CPU handles the interrupt in normal manner. The
CPU executes processing according to the settings of the I flag of the condition code register
(CCR), interrupt level mask register (ILM), and interrupt control register (ICR). If that interrupt is
accepted, the CPU executes interrupt processing. If the interrupt is not accepted, the CPU
resumes execution with the instruction that follows the instruction in which switching to sleep
mode was specified.
Figure 5.5-1 shows the release of sleep mode for an interrupt.
Figure 5.5-1 Release of sleep mode for an interrupt
<Check>
When interrupt processing is executed normally, the CPU first executes the instruction that
follows the instruction in which switching to sleep mode was specified. The CPU then
proceeds to interrupt processing.
G
Return to normal mode from PLL sleep mode by an external reset
During PLL sleep mode, the main clock and the PLL clock generate clock pulses. Since an
external reset does not initialize the MCS bit in the clock selection register (CKSCR) to 1, PLL
clock mode remains selected (MCS of CKSCR = 0). On return from PLL sleep mode by an
external reset, the CPU starts operation using the PLL clock immediately after PLL sleep mode
is released as shown in Figure 5.5-2.
Interrupt from a peripheral circuit
Enable flag is set.
INT occurs
(IL smaller than 7)
Interrupt execution
Sleep mode is not
released.
Execution of the
next instruction
Sleep mode is
released.
Execution of the
next instruction
Sleep mode is not
released.