
DS33Z11 Ethernet Mapper
8.20 Hardware Mode
61 of 169
The hardware mode settings are provided for users who do not want to utilize a Microprocessor or EEPROM. The
hardware mode default queue sizes and watermark thresholds can be selected for various line rates using the
MODEC pins. The user can control the DTE/DCE, RMII/MII and Half Duplex/Full Duplex and setting with hardware
pins DCEDTES, RMIIMIIS, and FULLDS selection. The flow control (pause and back pressure) can be configured
with the AFCS hardware pins. The user can also control bit order, data scrambling, and X.86 encapsulation using
the A0, A1, and A2 pins respectively. Note that in the 100-pin CSBGA package option (DS33ZH11), three pins are
reserved for these three signals in future package revisions, but may not be included in the current version.
Contact the factory at
for more details. The DS33Z11 has 3 different default hardware settings. This is outlined in the following tables. The typical
applications for each of the Hardware Modes are outlined in following tables. Note that in the hardware only mode
the following restrictions apply:
The ports are powered up and ready to transmit/receive after reset
BERT functionality is not supported in Hardware Mode.
Queue size and watermarks are fixed
Receive and Transmit HDLC FCS are 16 bits
Transmit Packets are resent if errors occur, Receive Packets are rejected if errors occur
MII, RMII, Full and Half Duplex, Automatic flow control, DTE, DCE, 100 or 10 Mbps can be selected
through Hardware Pins
TDEN and RDEN are not supported and should be tied high
CIR function is not supported in Hardware Mode.
Table 8-8 Hardware Mode and Typical Applications
Modec Pin Settings
Applications
00
Serial Interface connected to a T1/E1 Line, Ethernet Interface set to
10 Mbps or 100 Mbps MII/RMII.
Transmitter and receiver are enabled for communication.
10
Serial Interface connected to a T3/E3 line, Ethernet Interface set to 10
Mbps or 100 Mbps MII/RMII.
Transmitter and receiver are enabled for communication.
The specific registers and detailed functions for each of the hardware modes are detailed in the following tables.