參數(shù)資料
型號： DS33ZH11
廠商： MAXIM INTEGRATED PRODUCTS INC
元件分類： 網(wǎng)絡接口
英文描述： Ethernet Mapper
中文描述： DATACOM, NETWORK INTERFACE SUPPORT CIRCUIT, PBGA100
封裝： 10 X 10 MM, 1.41 MM HEIGHT, 0.80 MM PITCH, CSBGA-100
文件頁數(shù)： 19/169頁
文件大小： 1049K
代理商： DS33ZH11
DS33Z11 Ethernet Mapper
19 of 169
NAME
PIN #
DS33Z11
CSBGA (169)
PIN #
DS33ZH11
BGA(100)
TYPE
FUNCTION
TX_EN
E10
B6
O
Transmit Enable (MII):
This pin is asserted high when
data TXD [3:0] is being provided by the DS33Z11. The
signal is deasserted prior to the first nibble of the next
frame. This signal is synchronous with the rising edge
TX_CLK. It is asserted with the first bit of the preamble.
Transmit Enable (RMII):
When this signal is asserted, the
data on TXD [1:0] is valid. This signal is synchronous to
the REF_CLK.
TXD[0]
B9
A8
TXD[1]
C9
B7
TXD[2]
D9
B8
TXD[3]
E9
A9
O
Transmit Data 0 through 3(MII):
TXD [3:0] is presented
synchronously with the rising edge of TX_CLK. TXD [0] is
the least significant bit of the data. When TX_EN is low the
data on TXD should be ignored.
Transmit Data 0 through 1(RMII):
Two bits of data TXD
[1:0] presented synchronously with the rising edge of
REF_CLK.
Receive Clock (MII):
Timing reference for RX_DV,
RX_ERR and RXD[3:0], which are clocked on the rising
edge. RX_CLK frequency is 25 MHz for 100 Mbps
operation and 2.5 MHz for 10 Mbps operation. In DTE
mode, this is a clock input provided by the PHY. In DCE
mode, this is an output derived from REF_CLK providing
2.5 MHz (10 Mbps operation) or 25 MHz (100 Mbps
operation).
RX_CLK
A10
B10
IO
RXD[0]
B11
D9
RXD[1]
C11
D10
RXD[2]
D11
C9
RXD[3]
A11
C10
I
Receive Data 0 through 3(MII):
Four bits of received
data, sampled synchronously with the rising edge of
RX_CLK. For every clock cycle, the PHY transfers 4 bits to
the DS33Z11. RXD[0] is the least significant bit of the data.
Data is not considered valid when RX_DV is low.
Receive Data 0 through 1(RMII):
Two bits of received
data, sampled synchronously with REF_CLK with 100
Mbps Mode. Accepted when CRS_DV is asserted. When
configured for 10 Mbps Mode, the data is sampled once
every 10 clock periods.
Receive Data Valid (MII):
This active high signal indicates
valid data from the PHY. The data RXD is ignored if
RX_DV is not asserted high.
Receive Carrier Sense (MII):
Should be asserted (high)
when data from the PHY (RXD[3:0) is valid. For each clock
pulse 4 bits arrive from the PHY. Bit 0 is the least
significant bit. In DCE mode, connect to V
DD
.
Carrier Sense/Receive Data Valid (RMII):
This signal is
asserted (high) when data is valid from the PHY. For each
clock pulse 2 bits arrive from the PHY. In DCE mode, this
signal must be grounded.
RX_DV
D10
A10
I
RX_CRS/
CRS_DV
C8
C8
I
相關(guān)PDF資料
PDF描述
DS3803 1024K Flexible NV SRAM SIMM(1024K靈活的非易失性SRAM SIMM)
DS3903E-020 Triple 128-Position Nonvolatile Digital Potentiometer
DS3994 4-Channel Cold-Cathode Fluorescent Lamp Controller
DS4077 77.76MHz VCXO
DS4077L-0C0 77.76MHz VCXO
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS33ZH11+ 功能描述:網(wǎng)絡控制器與處理器 IC 10/100 ENETXPORT HMODE MAP IND RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS34 制造商:LUMILEDS 制造商全稱:LUMILEDS 功能描述:power light source Luxeon V Emitter
DS-3400D UK 制造商:TRUST 功能描述:DESKTOP WIRELESS OPTICAL TRUST
DS3404FP000 制造商:Thomas & Betts 功能描述:30A,PLG,3P4W,MG,404,3P480V
DS3404FP000/JG63 制造商:Thomas & Betts 功能描述:30A,CON,3P4W,MG,404,3P480V,JG63,SC
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*