參數(shù)資料
型號(hào): DS33ZH11
廠商: MAXIM INTEGRATED PRODUCTS INC
元件分類: 網(wǎng)絡(luò)接口
英文描述: Ethernet Mapper
中文描述: DATACOM, NETWORK INTERFACE SUPPORT CIRCUIT, PBGA100
封裝: 10 X 10 MM, 1.41 MM HEIGHT, 0.80 MM PITCH, CSBGA-100
文件頁數(shù): 43/169頁
文件大小: 1049K
代理商: DS33ZH11
DS33Z11 Ethernet Mapper
43 of 169
8.13 ETHERNET Interface Port
The Ethernet port interface allows for direct connection to an Ethernet PHY. The interface consists of a 10/100
Mbps MII/RMII interface and an Ethernet MAC. In RMII operation, the interface contains 7 signals with a reference
clock of 50 MHz. In MII operation, the interface contains 17 signals and a clock reference of 25 MHz. The
DS33Z11 can be configured to RMII or MII interface by the Hardware pin RMIIMIIS. The REF_CLKO output can
be used to source the REF_CLK input. If the port is configured for MII in DCE mode, REF_CLK must be 25 MHz.
The DS33Z11 will internally generate the TX_CLK and RX_CLK outputs (at 25 MHz for 100Mbps, 2.5 MHz for
10Mbps) required for DCE mode from the REF_CLK input. In MII mode with DTE operation, the TX_CLK and
RX_CLK signals are generated by the PHY and are inputs to the DS33Z11. For more information on clocking the
Ethernet Interface, see Section
8.3
.
The data received from the MII or RMII interface is processed by the internal IEEE 802.3 complaint Ethernet MAC.
The user can select the maximum frame size (up to 2016 bytes) that is received with the SU.RMFSRH and
SU.RMFSRL registers. The maximum frame length (in bits) is the number specified in SU.RMFSRH and
SU.RMFSRL multiplied by 8
. Any programmed value greater than 2016 bytes will result in unpredictable
behavior and should be avoided.
The maximum frame size is shown in
Figure 8-4
. The length includes only
destination address, source address, VLAN tag (2 bytes), type length field, data and CRC32. The frame size is
different than the 802.3 “type length field”.
Frames coming from the Ethernet PHY or received from the packet processor are rejected if greater than the
maximum frame size specified. Each Ethernet frame sent or received generates status bits (SU.TFSH and
SU.TFSL and SU.RFSB0 to SU.RFSB3). These are real time status registers and will change as each frame is
sent or received. Hence they are useful to the user only when one frame is sent or received and the status is
associated with the frame sent or received.
Figure 8-4 IEEE 802.3 Ethernet Frame
Preamble
SFD
Destination Adrs
Source Address
Type
Lenght
Data
CRC32
7
1
6
6
2
46-1500
4
Max Frame Length
The distant end will normally reject the sent frames if jabber timeout, Loss of carrier, excessive deferral, late
collisions, excessive collisions, under run, deferred or collision errors occur. Transmission of a frame under any of
theses errors will generate a status bit in SU.TFSL, SU.TFSH. The DS33Z11 provides user the option to
automatically retransmit the frame if any of the errors have occurred through the bit settings in SU.TFRC. Deferred
frames and heartbeat fail have separate resend control bits (SU.TFRC.TFBFCB and SU.TFRC.TPRHBC). If there
is no carrier (indicated by the MAC Transmit Packet Status), the transmit queue (data from the Serial Interface to
the SDRAM to Ethernet Interface) can be selectively flushed. This is controlled by SU.TFRC.NCFQ.
相關(guān)PDF資料
PDF描述
DS3803 1024K Flexible NV SRAM SIMM(1024K靈活的非易失性SRAM SIMM)
DS3903E-020 Triple 128-Position Nonvolatile Digital Potentiometer
DS3994 4-Channel Cold-Cathode Fluorescent Lamp Controller
DS4077 77.76MHz VCXO
DS4077L-0C0 77.76MHz VCXO
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS33ZH11+ 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 10/100 ENETXPORT HMODE MAP IND RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS34 制造商:LUMILEDS 制造商全稱:LUMILEDS 功能描述:power light source Luxeon V Emitter
DS-3400D UK 制造商:TRUST 功能描述:DESKTOP WIRELESS OPTICAL TRUST
DS3404FP000 制造商:Thomas & Betts 功能描述:30A,PLG,3P4W,MG,404,3P480V
DS3404FP000/JG63 制造商:Thomas & Betts 功能描述:30A,CON,3P4W,MG,404,3P480V,JG63,SC