參數(shù)資料
型號: 82443ZX
廠商: INTEL CORP
元件分類: 存儲控制器/管理單元
英文描述: Intel㈢ 440ZX AGPset: Host Bridge/Controller
中文描述: DRAM CONTROLLER, PBGA492
封裝: BGA-492
文件頁數(shù): 95/116頁
文件大?。?/td> 533K
代理商: 82443ZX
82443ZX Host Bridge Datasheet
4-15
Functional Description
The 82443ZX has multiple copies of some of the signals interfacing to memory. The interface
consists of the following pins.
Multiple copies
— CSA[3:0]#, CSB[3:0]#
— SRASA#
— SCASA#
— CKE[3:0] (for 2 DIMM configuration)
Single Copy
— MD[63:0]
— GCKE (for 4 DIMM configuration, however, the 82443ZX supports 2 DIMMs only.)
— FENA (FET switch control for 4 DIMM configuration, however, the 82443ZX supports 2
DIMMs only.)
The CS# pins function as RAS# pins in the case of EDO DRAMs. The DQM pins function as
CAS# pins in the case of EDO DRAMs. Two CS# lines are provided per row. These are
functionally equivalent. The extra copy is provided for loading reasons. Most pins utilize
programmable strength output buffers (refer to Register Section). When a row contains 16Mb
SDRAMs, MAA11 and MAB11 function as Bank Select lines. When a row contains 64Mb
SDRAMs, MAA/B[12:11] function as Bank Addresses (BA[1:0], or Bank Selects).
The entire memory array may be configured as either normal SDRAM, registered SDRAM or EDO
DRAM. Mixing DRAM types within one system is not supported. DIMMs may be populated in
any order. That is, any combination of rows may be populated.
Table 4-8 illustrates a sample of the possible DIMM socket configurations along with
corresponding DRB programming.
NOTE:
1. "S" denotes single-sided DIMM's, "D" denotes double-sided DIMM's.
4.3.1.1
Configuration Mechanism For DIMMS
Detection of the type of DRAM installed on the DIMM is supported via Serial Presence Detect
mechanism as defined in the JEDEC 168-pin DIMM standard. This standard uses the SCL, SDA
and SA[2:0] pins on the DIMMs to detect the type and size of the installed DIMMs. No special
programmable modes are provided on the 82443ZX for detecting the size and type of memory
installed. Type and size detection must be done via the serial presence detection pins.
Memory Detection and Initialization
Before any cycles to the memory interface can be supported, the 82443ZX DRAM registers must
be initialized. The 82443ZX must be configured for operation with the installed memory types.
Detection of memory type and size is done via the System Management Bus (SMB) interface on
the PIIX4E. This two wire bus is used to extract the DRAM type and size information from the
serial presence detect port on the DRAM DIMMs.
Table 4-8. Sample Of Possible Mix And Match Options For 4 Row/2 DIMM Configurations
DIMM0\
DIMM1
DRB0
DRB1
DRB2
DRB3
Total Memory
1MBx72/S
0
01h
01h
01h
01h
8 MB
2MBx72/S
0
02h
02h
02h
02h
16 MB
1Mx72/S
1Mx72/S
01h
01h
02h
02h
16 MB
0
4Mx72/S
00h
00h
04h
04h
32 MB
16Mx72/S
16Mx72/S
10h
10h
20h
20h
256 MB
相關(guān)PDF資料
PDF描述
82451NX Intel 450NX PCIset
82452NX Intel 450NX PCIset
82453NX Intel 450NX PCIset
82454NX Intel 450NX PCIset
824 2 X 2 4-Pole Filters
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
82444 制造商:Square D by Schneider Electric 功能描述:200A DT 600V 4P NOT-FUSIBLE T-1 ENCL SW
82444 8771000 功能描述:多芯電纜 4C#22 FEP FLMRST RoHS:否 制造商:Alpha Wire 導體數(shù)量:3 線規(guī) - 美國線規(guī)(AWG):16 絞合:19 x 29 屏蔽:Shielded 長度:100 ft 電壓額定值:600 V 外殼材料:Polytetrafluoroethylene (PTFE) 絕緣材料:Polytetrafluoroethylene (PTFE) 類型:Communication and Control
82444 877U1000 功能描述:多芯電纜 4C #22 FEP FLMRST RoHS:否 制造商:Alpha Wire 導體數(shù)量:3 線規(guī) - 美國線規(guī)(AWG):16 絞合:19 x 29 屏蔽:Shielded 長度:100 ft 電壓額定值:600 V 外殼材料:Polytetrafluoroethylene (PTFE) 絕緣材料:Polytetrafluoroethylene (PTFE) 類型:Communication and Control
82444 877U500 功能描述:多芯電纜 22AWG 4C UNSHLD 500ft BOX NATURAL RoHS:否 制造商:Alpha Wire 導體數(shù)量:3 線規(guī) - 美國線規(guī)(AWG):16 絞合:19 x 29 屏蔽:Shielded 長度:100 ft 電壓額定值:600 V 外殼材料:Polytetrafluoroethylene (PTFE) 絕緣材料:Polytetrafluoroethylene (PTFE) 類型:Communication and Control
82-4440 功能描述:RF 連接器 N R/A PLUG RG8/214 M39012/05-0501 RoHS:否 制造商:Bomar Interconnect 產(chǎn)品:Connectors 射頻系列:BNC 型式:Jack (Female) 極性: 觸點電鍍:Gold 阻抗: 端接類型:Solder 主體類型:Straight Bulkhead 電纜類型: