參數(shù)資料
型號: 82443ZX
廠商: INTEL CORP
元件分類: 存儲控制器/管理單元
英文描述: Intel㈢ 440ZX AGPset: Host Bridge/Controller
中文描述: DRAM CONTROLLER, PBGA492
封裝: BGA-492
文件頁數(shù): 18/116頁
文件大?。?/td> 533K
代理商: 82443ZX
Signal Description
2-6
82443ZX Host Bridge Datasheet
NOTE:
1. All PCI interface signals conform to the PCI Rev 2.1 specification.
2.4
Primary PCI Sideband Interface
SERR#
I/O
PCI
System Error:
The 82443ZX asserts this signal to indicate an error condition. The
SERR# assertion by the 82443ZX is enabled globally via SERRE bit of the PCICMD
register. SERR# is asserted under the following conditions:
In an ECC configuration, the 82443ZX asserts SERR#, for single bit (correctable)
ECC errors or multiple bit (non-correctable) ECC errors if SERR# signaling is enabled
via the ERRCMD control register. Any ECC errors received during initialization should
be ignored.
The 82443ZX asserts SERR# for one clock when it detects a target abort during
82443ZX initiated PCI cycle.
The 82443ZX can also assert SERR# when a PCI parity error occurs during the
address or data phase.
The 82443ZX can assert SERR# when it detects a PCI address or data parity
error on AGP.
The 82443ZX can assert SERR# upon detection of access to an invalid entry in
the Graphics Aperture Translation Table.
The 82443ZX can assert SERR# upon detecting an invalid AGP master access
outside of AGP aperture and outside of main DRAM range (i.e. in the 640k - 1M
range or above TOM).
The 82443ZX can assert SERR# upon detecting an invalid AGP master access
outside of AGP aperture.
The 82443ZX asserts SERR# for one clock when it detects a target abort during
82443ZX initiated AGP cycle.
STOP#
I/O
PCI
Stop:
STOP# is an input when the 82443ZX acts as a PCI initiator and an output
when the 82443ZX acts as a PCI target. STOP# is used for disconnect, retry, and
abort sequences on the PCI Bus.
Table 2-4. Primary PCI Interface Signals (Sheet 2 of 2)
Name
Type
Description
Table 2-5. Primary PCI Sideband Interface Signals
Name
Type
Description
PHOLD#
I
PCI
PCI Hold:
This signal comes from the PIIX4E. It is the PIIX4E request for PCI bus
ownership. The 82443ZX will flush and disable the CPU-to-PCI write buffers before
granting the PIIX4E the PCI bus via PHLDA#. This prevents bus deadlock between
PCI and ISA.
PHLDA#
O
PCI
PCI Hold Acknowledge:
This signal is driven by the 82443ZX to grant PCI bus
ownership to the PIIX4E after CPU-PCI post buffers have been flushed and disabled.
PREQ[3:0]#
I
PCI
PCI Bus Request:
PREQ[3:0]# are the PCI bus request signals used as inputs by the
internal PCI arbiter.
PGNT[3:0]#
O
PCI
PCI Grant: P
GNT[3:0]# are the PCI bus grant output signals generated by the internal
PCI arbiter.
相關(guān)PDF資料
PDF描述
82451NX Intel 450NX PCIset
82452NX Intel 450NX PCIset
82453NX Intel 450NX PCIset
82454NX Intel 450NX PCIset
824 2 X 2 4-Pole Filters
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
82444 制造商:Square D by Schneider Electric 功能描述:200A DT 600V 4P NOT-FUSIBLE T-1 ENCL SW
82444 8771000 功能描述:多芯電纜 4C#22 FEP FLMRST RoHS:否 制造商:Alpha Wire 導(dǎo)體數(shù)量:3 線規(guī) - 美國線規(guī)(AWG):16 絞合:19 x 29 屏蔽:Shielded 長度:100 ft 電壓額定值:600 V 外殼材料:Polytetrafluoroethylene (PTFE) 絕緣材料:Polytetrafluoroethylene (PTFE) 類型:Communication and Control
82444 877U1000 功能描述:多芯電纜 4C #22 FEP FLMRST RoHS:否 制造商:Alpha Wire 導(dǎo)體數(shù)量:3 線規(guī) - 美國線規(guī)(AWG):16 絞合:19 x 29 屏蔽:Shielded 長度:100 ft 電壓額定值:600 V 外殼材料:Polytetrafluoroethylene (PTFE) 絕緣材料:Polytetrafluoroethylene (PTFE) 類型:Communication and Control
82444 877U500 功能描述:多芯電纜 22AWG 4C UNSHLD 500ft BOX NATURAL RoHS:否 制造商:Alpha Wire 導(dǎo)體數(shù)量:3 線規(guī) - 美國線規(guī)(AWG):16 絞合:19 x 29 屏蔽:Shielded 長度:100 ft 電壓額定值:600 V 外殼材料:Polytetrafluoroethylene (PTFE) 絕緣材料:Polytetrafluoroethylene (PTFE) 類型:Communication and Control
82-4440 功能描述:RF 連接器 N R/A PLUG RG8/214 M39012/05-0501 RoHS:否 制造商:Bomar Interconnect 產(chǎn)品:Connectors 射頻系列:BNC 型式:Jack (Female) 極性: 觸點電鍍:Gold 阻抗: 端接類型:Solder 主體類型:Straight Bulkhead 電纜類型: