參數(shù)資料
型號: 82443ZX
廠商: INTEL CORP
元件分類: 存儲控制器/管理單元
英文描述: Intel㈢ 440ZX AGPset: Host Bridge/Controller
中文描述: DRAM CONTROLLER, PBGA492
封裝: BGA-492
文件頁數(shù): 46/116頁
文件大?。?/td> 533K
代理商: 82443ZX
Register Description
3-22
82443ZX Host Bridge Datasheet
DOS Application Area (00000h–9FFFh)
The DOS area is 640 KB and it is further divided into two parts. The 512 KB area at 0 to 7FFFFh is
always mapped to the main memory controlled by the 82443ZX, while the 128 KB address range
from 080000 to 09FFFFh can be mapped to PCI or to main DRAM. By default this range is
mapped to main memory and can be declared as a main memory hole (accesses forwarded to PCI)
via 82443ZX’s FDHC configuration register.
Video Buffer Area (A0000h–BFFFFh)
This 128 KB area is not controlled by attribute bits. The host-initiated cycles in this region are
always forwarded to either PCI or AGP unless this range is accessed in SMM mode.
Routing of
accesses is controlled by the Legacy VGA control mechanism of the “virtual” PCI-to-PCI bridge
device embedded within the 82443ZX.
This area can be programmed as SMM area via the SMRAM register. When used as a SMM space
this range can not be accessed from PCI or AGP.
Expansion Area (C0000h–DFFFFh)
This 128 KB area is divided into eight 16 KB segments which can be assigned with different
attributes via PAM control register as defined by Table 3-3.
Extended System BIOS Area (E0000h–EFFFFh)
This 64 KB area is divided into four 16 KB segments which can be assigned with different
attributes via PAM control register as defined by the Table 3-3.
System BIOS Area (F0000h–FFFFFh)
This area is a single 64 KB segment which can be assigned with different attributes via PAM
control register as defined by the Table 3-3.
3.3.18
DRB[0:7]—DRAM Row Boundary Registers (Device 0)
Address Offset:
Default Value:
Access:
Size:
60h (DRB0) – 67h (DRB7)
01h
Read/Write
8 bits/register
The 82443ZX supports 4 physical rows of DRAM. The width of a row is 64 bits. The DRAM Row
Boundary Registers define upper and lower addresses for each DRAM row. Contents of these 8-bit
registers represent the boundary addresses in 8 MB granularity. For example, a value of 01h
indicates 8 MB.
60h
61h
62h
63h
64h-67h: Not Applicable
DRB0 = Total memory in row0 (in 8 MB)
DRB1 = Total memory in row0 + row1 (in 8 MB)
DRB2 = Total memory in row0 + row1 + row2 (in 8 MB)
DRB3 = Total memory in row0 + row1 + row2 + row3 (in 8 MB)
The DRAM array can be configured with single or double-sided DIMMs using 2MX8, 4Mx16, or
8Mx8 parts. Each register defines an address range that will cause a particular CS# line (or RAS#
in the EDO case) to be asserted (e.g., if the first DRAM row is minus 8 MB, then accesses within
the 0 to 8 MByte range will cause CSx0#/RASx0# to be asserted). The DRAM Row Boundary
相關(guān)PDF資料
PDF描述
82451NX Intel 450NX PCIset
82452NX Intel 450NX PCIset
82453NX Intel 450NX PCIset
82454NX Intel 450NX PCIset
824 2 X 2 4-Pole Filters
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
82444 制造商:Square D by Schneider Electric 功能描述:200A DT 600V 4P NOT-FUSIBLE T-1 ENCL SW
82444 8771000 功能描述:多芯電纜 4C#22 FEP FLMRST RoHS:否 制造商:Alpha Wire 導(dǎo)體數(shù)量:3 線規(guī) - 美國線規(guī)(AWG):16 絞合:19 x 29 屏蔽:Shielded 長度:100 ft 電壓額定值:600 V 外殼材料:Polytetrafluoroethylene (PTFE) 絕緣材料:Polytetrafluoroethylene (PTFE) 類型:Communication and Control
82444 877U1000 功能描述:多芯電纜 4C #22 FEP FLMRST RoHS:否 制造商:Alpha Wire 導(dǎo)體數(shù)量:3 線規(guī) - 美國線規(guī)(AWG):16 絞合:19 x 29 屏蔽:Shielded 長度:100 ft 電壓額定值:600 V 外殼材料:Polytetrafluoroethylene (PTFE) 絕緣材料:Polytetrafluoroethylene (PTFE) 類型:Communication and Control
82444 877U500 功能描述:多芯電纜 22AWG 4C UNSHLD 500ft BOX NATURAL RoHS:否 制造商:Alpha Wire 導(dǎo)體數(shù)量:3 線規(guī) - 美國線規(guī)(AWG):16 絞合:19 x 29 屏蔽:Shielded 長度:100 ft 電壓額定值:600 V 外殼材料:Polytetrafluoroethylene (PTFE) 絕緣材料:Polytetrafluoroethylene (PTFE) 類型:Communication and Control
82-4440 功能描述:RF 連接器 N R/A PLUG RG8/214 M39012/05-0501 RoHS:否 制造商:Bomar Interconnect 產(chǎn)品:Connectors 射頻系列:BNC 型式:Jack (Female) 極性: 觸點(diǎn)電鍍:Gold 阻抗: 端接類型:Solder 主體類型:Straight Bulkhead 電纜類型: