參數(shù)資料
型號: 82443ZX
廠商: INTEL CORP
元件分類: 存儲控制器/管理單元
英文描述: Intel㈢ 440ZX AGPset: Host Bridge/Controller
中文描述: DRAM CONTROLLER, PBGA492
封裝: BGA-492
文件頁數(shù): 89/116頁
文件大?。?/td> 533K
代理商: 82443ZX
82443ZX Host Bridge Datasheet
4-9
Functional Description
4.1.5
Decode Rules and Cross-Bridge Address Mapping
The address map described above applies globally to accesses arriving on any of the three
interfaces (i.e., Host bus, PCI or AGP).
4.1.5.1
PCI Interface Decode Rules
The 82443ZX accepts accesses from PCI to the following address ranges:
All memory read and write accesses to Main DRAM
Memory Write accesses to AGP memory range defined by MBASE, MLIMIT, PMBASE, and
PMLIMIT. 82443ZX will not respond to memory read accesses to this range.
Memory read/write accesses to the Graphics Aperture defined by APBASE and APSIZE.
PCI accesses that fall elsewhere within the PCI memory range will not be accepted. PCI cycles not
explicitly claimed by the 82443ZX are either subtractively decoded or master-aborted on PCI.
4.1.5.2
AGP Interface Decode Rules
Cycles Initiated Using PCI Protocol
Accesses between AGP and PCI are limited to memory writes using the PCI protocol. Write cycles
are forwarded to PCI if the addresses are not within main DRAM range, AGP memory ranges, or
Graphics Aperture range.
The 82443ZX will claim AGP initiated memory read transactions decoded to the main DRAM
range or the Graphics Aperture range. All other memory read requests will be master-aborted by
the AGP initiator as a consequence of 82443ZX not responding to a transaction.
If agent on AGP issues an I/O, PCI Configuration or PCI Special Cycle transaction, the 82443ZX
will not respond and cycle will result in a master-abort.
Cycles Initiated Using AGP Protocol
All cycles must reference main memory (i.e., main DRAM address range or Graphics Aperture
range which is also physically mapped within DRAM but using different address range).
AGP-initiated cycles that target DRAM are not snooped on the host bus, even if they fall outside of
the AGP aperture range.
If cycle is outside of main memory range then it will terminate as follows:
Reads: return random value
Writes: dropped “on the floor” i.e. terminated internally without affecting any buffers or main
memory
ECC errors that occur on reads outside of DRAM are not reported or scrubbed.
相關(guān)PDF資料
PDF描述
82451NX Intel 450NX PCIset
82452NX Intel 450NX PCIset
82453NX Intel 450NX PCIset
82454NX Intel 450NX PCIset
824 2 X 2 4-Pole Filters
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
82444 制造商:Square D by Schneider Electric 功能描述:200A DT 600V 4P NOT-FUSIBLE T-1 ENCL SW
82444 8771000 功能描述:多芯電纜 4C#22 FEP FLMRST RoHS:否 制造商:Alpha Wire 導(dǎo)體數(shù)量:3 線規(guī) - 美國線規(guī)(AWG):16 絞合:19 x 29 屏蔽:Shielded 長度:100 ft 電壓額定值:600 V 外殼材料:Polytetrafluoroethylene (PTFE) 絕緣材料:Polytetrafluoroethylene (PTFE) 類型:Communication and Control
82444 877U1000 功能描述:多芯電纜 4C #22 FEP FLMRST RoHS:否 制造商:Alpha Wire 導(dǎo)體數(shù)量:3 線規(guī) - 美國線規(guī)(AWG):16 絞合:19 x 29 屏蔽:Shielded 長度:100 ft 電壓額定值:600 V 外殼材料:Polytetrafluoroethylene (PTFE) 絕緣材料:Polytetrafluoroethylene (PTFE) 類型:Communication and Control
82444 877U500 功能描述:多芯電纜 22AWG 4C UNSHLD 500ft BOX NATURAL RoHS:否 制造商:Alpha Wire 導(dǎo)體數(shù)量:3 線規(guī) - 美國線規(guī)(AWG):16 絞合:19 x 29 屏蔽:Shielded 長度:100 ft 電壓額定值:600 V 外殼材料:Polytetrafluoroethylene (PTFE) 絕緣材料:Polytetrafluoroethylene (PTFE) 類型:Communication and Control
82-4440 功能描述:RF 連接器 N R/A PLUG RG8/214 M39012/05-0501 RoHS:否 制造商:Bomar Interconnect 產(chǎn)品:Connectors 射頻系列:BNC 型式:Jack (Female) 極性: 觸點電鍍:Gold 阻抗: 端接類型:Solder 主體類型:Straight Bulkhead 電纜類型: