
QSM
REFERENCE MANUAL
SCI SUBMODULE
MOTOROLA
5-13
R[7:0]/T[7:0] — Receive 7–0/Transmit 7–0
The first eight bits (7:0) contain the first eight data bits to be received (R[7:0]) when
SCDR is read, and also contain the first eight data bits to be transmitted (T[7:0]) when
SCDR is written.
5.3 Transmitter Operation
The transmitter consists of a transmit serial shifter and a parallel transmit data register
(TDR) located in SCDR (refer to
5.2.4 SCI Data Register (SCDR)
). A character may
be loaded into the TDR while another character is being shifted out, a capability called
double buffering. The transmit serial shifter cannot be directly accessed by the CPU.
The output of the transmit serial shifter is connected to the TXD pin whenever the
transmitter is operating (TE = 1, or TE = 0 and transmitter operation not yet complete).
The following definitions apply to the transmitter and receiver operation:
Bit-Time — The time required to serially transmit or receive one bit of data, which is
equal to one cycle of the baud frequency.
Start Bit — One bit-time of logic zero that indicates the beginning of a data frame. A
start bit must begin with a one-to-zero transition and be preceded by at least three
receive time (RT) samples of logic one.
Stop Bit — One bit-time of logic one that indicates the end of a data frame.
Frame — A start bit, followed by a specified number of data or information bits, termi-
nated by a stop bit. The number of data or information bits must agree between the
transmitting and receiving devices. The most common frame format is one start bit
followed by eight data bits (LSB first) terminated by one stop bit, for a total of 10
bit-times in the frame. The SCI optionally provides a 9-bit data format that results
in an 11 bit-time frame.
The M bit in SCCR1 specifies the number of bit-times in the frame (ten or eleven). The
most common format for nonreturn-to-zero (NRZ) serial interface is one start bit (logic
zero or space), followed by eight data bits (terminated LSB first), by one stop bit (logic
one or mark). In addition to this standard format, the SCI provides hardware support
for a 9-bit data format. This format is one start bit, eight data bits (LSB first), a parity
or address (control) bit, and one stop bit. Following are all the possible formats:
Start bit, seven data bits, two stop bits
Start bit, seven data bits, address bit, one stop bit
Start bit, seven data bits, address bit, two stop bits
Start bit, seven data bits, parity bit, one stop bit
Start bit, eight data bits, one stop bit
Start bit, eight data bits, two stop bits
Start bit, eight data bits, parity bit, one stop bit
Start bit, eight data bits, address bit, one stop bit
When the transmitter is enabled by writing a one to TE in SCCR1, a check is made to
determine if the transmit serial shifter is empty. If empty (TC = 1), a preamble consist-
ing of all ones (no start bits) is transmitted. If the transmit serial shifter is not empty (TC
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.