
IBM2520L8767
IBM Processor for ATM Resources
atmrm.toc.01
08/27/99
Table of Contents
Page v
GPDMA Write DMA Byte Count ..................................................................................................... 139
GPDMA Array ................................................................................................................................. 140
Memory Controlling Entities ........................................................................................141
The DRAM Controllers (COMET/PAKIT) ............................................................................................141
Memory Reset Sequence ............................................................................................................... 142
COMET/PAKIT Control Register .................................................................................................... 143
COMET/PAKIT Status Register ...................................................................................................... 146
COMET/PAKIT Interrupt Enable Register ...................................................................................... 147
COMET/PAKIT Lock Enable Register ............................................................................................147
COMET/PAKIT Memory Error Address Register ............................................................................ 147
COMET/PAKIT SDRAM Command and Status Register ............................................................... 148
COMET/PAKIT DRAM Refresh Rate Register ............................................................................... 149
COMET/PAKIT Syndrome Register ............................................................................................... 150
ECC Syndrome Bits ............................................................................................................................ 151
COMET/PAKIT Checkbit Inversion Register .................................................................................. 152
COMET/PAKIT Memory Controller Write Enable Register .............................................................152
ATM Virtual Memory Logic (VIMEM) .................................................................................................. 153
VIMEM Virtual Memory Base Address ........................................................................................... 153
VIMEM Control Memory Base Address .......................................................................................... 154
VIMEM Packet Memory Base Address .......................................................................................... 155
VIMEM Virtual Memory Total Bytes ................................................................................................ 156
VIMEM Virtual/Real Memory Buffer Size ........................................................................................ 157
VIMEM Packet Memory Offset ....................................................................................................... 158
VIMEM Maximum Buffer Size ......................................................................................................... 158
VIMEM Access Control Register .................................................................................................... 159
VIMEM Access Status Register ...................................................................................................... 160
VIMEM Access Status Interrupt Enable Register ...........................................................................162
VIMEM Memory Lock Enable Register ........................................................................................... 162
VIMEM State Machine Current State ............................................................................................. 163
VIMEM Last Processor Read Real Address ................................................................................... 164
VIMEM Virtual Buffer Segment Size Register ................................................................................165
VIMEM Buffer Map Base Address .................................................................................................. 167
VIMEM Real Buffer Base Addresses ..............................................................................................168
ATM Packet/Control Memory Arbitration Logic (ARBIT) ................................................................. 169
ARBIT Control Priority Resolution Register High ...........................................................................169
ARBIT Control Priority Resolution Register Low ............................................................................ 170
ARBIT Control Error Mask Register ............................................................................................... 171
ARBIT Control Error Source Register ............................................................................................. 172
ARBIT Control Winner Register ...................................................................................................... 173
ARBIT Control Address Register A ................................................................................................ 174
ARBIT Control Address Register B ................................................................................................ 174
ARBIT Control Length Register ...................................................................................................... 175
ARBIT Control Lock Entity Enable Register ................................................................................... 176
ARBIT Control Config Register ....................................................................................................... 177
ARBIT Packet Priority Resolution Register High ............................................................................ 178
ARBIT Packet Priority Resolution Register Low ............................................................................. 179
ARBIT Packet Entity Error Mask Register ...................................................................................... 180
ARBIT Packet Error Source Register ............................................................................................. 181
ARBIT Packet Winner Register ...................................................................................................... 182
ARBIT Packet Address Register A ................................................................................................. 183