
IBM2520L8767
IBM Processor for ATM Resources
atmrm.toc.01
08/27/99
Table of Contents
Page ix
RAALL Interrupt Enable Register ...................................................................................................288
RAALL Status Register ................................................................................................................... 289
RAALL Control Register .................................................................................................................290
RAALL LC Table Bound Registers ................................................................................................. 292
RAALL Reassembly Timeout Value Register ................................................................................. 293
RAALL Reassembly Timeout Pre-Scaler Register .........................................................................293
RAALL LC Statistics Overflow Register .......................................................................................... 294
RAALL FIFO Sync Operation Register ........................................................................................... 294
RAALL LCD Update Data Registers ............................................................................................... 295
RAALL LCD Update Mask Registers ..............................................................................................295
RAALL LCD Update Op Register ...................................................................................................296
RAALL Cut Through Desc Address Registers ................................................................................296
RAALL Cut Through Op (CTOP) Registers .................................................................................... 297
RAALL Cut Through Hardware FIFO Registers ............................................................................. 298
RAALL - DMA Flag Registers ......................................................................................................... 299
Receive Queues (RXQUE) .................................................................................................................. 300
Functional Description .................................................................................................................... 300
Receive Queue Interface ................................................................................................................ 300
RAALL RXQUE Event Structure ........................................................................................................ 300
Event Summary and Routing Info ..................................................................................................... 301
AAL5 Packet Events ....................................................................................................................... 303
Cell Events ..................................................................................................................................... 304
LC Events ....................................................................................................................................... 305
ABR Events ....................................................................................................................................305
Miscellaneous ................................................................................................................................. 306
General Queue, Event, and Data Structure Linkage ........................................................................ 308
RXQUE Structure ........................................................................................................................... 309
General RXQUE Queue Structure ...................................................................................................... 309
RXQUE Initialization ....................................................................................................................... 310
RXQUE Initialization Code .................................................................................................................. 310
RXQUE Event Routing ................................................................................................................... 311
RXQUE Normal Operation ............................................................................................................. 311
RXQUE Queue Full Operation ....................................................................................................... 312
RXQUE Event Timestamping ......................................................................................................... 312
RXQUE Dequeue Event Loop ............................................................................................................. 312
RXQUE Lower Bound Registers .................................................................................................... 313
RXQUE Upper Bound Registers .................................................................................................... 314
RXQUE Head Pointer Registers ..................................................................................................... 315
eRXQUE Tail Pointer Registers ..................................................................................................... 316
RXQUE Length Registers ............................................................................................................... 317
RXQUE Threshold Registers ..........................................................................................................318
RXQUE Dequeue Registers ........................................................................................................... 319
RXQUE Enqueue Registers ........................................................................................................... 319
RXQUE Last Event Dropped Register ............................................................................................320
RXQUE Timestamp Register ..........................................................................................................320
RXQUE Timestamp Pre-Scaler Register ........................................................................................ 320
RXQUE Timestamp Shift Register ................................................................................................. 321
RXQUE Event Routing Registers ...................................................................................................321
RXQUE Event Latency Timer Register .......................................................................................... 322
RXQUE Interrupt Enable Registers ................................................................................................ 322
RXQUE Status and Enabled Status Registers ............................................................................... 323