
IBM2520L8767
IBM Processor for ATM Resources
atmrm.toc.01
08/27/99
Table of Contents
Page iii
AAL5 Cut-Through Mode 6 LCD Layout ............................................................................................. 61
AAL5 Cut-Through Mode 6 LCD Using Hardware FIFO Registers .................................................. 62
AAL5 Cut-Through Mode 7 LCD ...................................................................................................... 63
AAL5 Cut-Through Mode 7 LCD Layout ............................................................................................. 63
AAL5 Cut-Through Scatter Mode LCD Layout ................................................................................... 64
AAL5 FIFO Mode LCD ..................................................................................................................... 65
AAL5 FIFO Mode LCD Layout .............................................................................................................. 65
LCD Field Definitions ........................................................................................................................66
Common LCD Field Definitions ........................................................................................................... 66
LCD Raw Mode Field Definitions ......................................................................................................... 67
AAL5 Field Definitions ..........................................................................................................................68
Internal Organization: Entity Descriptions ...................................................................71
Note on Set/Clear/Read Type Registers .......................................................................................... 71
Control Processor Bus Interface Entities .....................................................................71
The IOP Bus Specific Interface Controller (PCINT) ............................................................................ 71
PCINT Config Word 0 ....................................................................................................................... 72
PCINT Config Word 1 ....................................................................................................................... 73
PCINT Config Word 2 ....................................................................................................................... 75
PCINT Config Word 3 ....................................................................................................................... 76
PCINT Base Address 1 (I/O for regs) ............................................................................................... 77
PCINT Base Address 2 (Mem for regs) ............................................................................................ 78
PCINT Base Addresses 3-6 (Memory) ............................................................................................. 79
PCINT CardBus CIS Pointer ............................................................................................................80
PCINT Subsystem ID/Vendor ID ...................................................................................................... 81
PCINT ROM Base Address .............................................................................................................. 82
PCINT Config Word 15 ..................................................................................................................... 83
PCINT Endian Control Register ........................................................................................................ 84
PCINT Base Address Control Register ............................................................................................ 85
PCINT Window Offsets for Base Addresses 3-6 .............................................................................. 87
PCINT Count Timeout Register ........................................................................................................ 88
PCINT 64bit Control Register ........................................................................................................... 90
PCINT Perf Counters Control Register ............................................................................................. 91
PCINT Perf Counter 1 ...................................................................................................................... 93
PCINT Perf Counter 2 ...................................................................................................................... 94
Interrupt and Status/Control (INTST) .................................................................................................. 95
INTST Interrupt 1 Prioritized Status .................................................................................................. 95
INTST Interrupt 2 Prioritized Status .................................................................................................. 96
INTST Control Register .................................................................................................................... 97
INTST Interrupt Source .................................................................................................................... 99
INTST Enable for Interrupt 1 (MINTA) ............................................................................................100
INTST Enable for Interrupt 2 (MINT2) ............................................................................................101
INTST Interrupt Source without Enables ........................................................................................ 101
INTST CPB Status .......................................................................................................................... 102
INTST CPB Status Enable ............................................................................................................. 104
INTST IBM2520L8767 Halt Enable ................................................................................................ 104
INTST CPB Capture Enable ........................................................................................................... 105
INTST CPB Captured Address ....................................................................................................... 105
INTST General Purpose Timer Pre-scaler ..................................................................................... 106