
IBM2520L8767
IBM Processor for ATM Resources
Processor Core (PCORE)
Page 362 of 553
atmrm.chapt05.01
08/27/99
18.4: PCORE 401 External Status Register
The PCORE 401 External Status Register provides user defined status information about PCORE software
operations. See
Note on Set/Clear/Read Type Registers
on page 71 for more details on addressing.
Length
32 bits
Type
Clear/Set
Address
XXXX 3C6C and C70
DCR Address
X’202 and 203’
Power on Reset value
X’00 00 00 00’
Restrictions
During normal operations, if a status bit is cleared, it will be reset if the condition
that is causing it is still present.
User Defined
M
M
S
S
S
S
C
N
E
E
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
9
8
7
6
5
4
3
2
1
0
Bit(s)
Name
Description
31-10
User Defined
Reserved
9
Memory Controller Locked Criti-
cal Interrupt
This occurs when the memory controller is locked and this condition is set as critical.
8
Memory Controller Locked
Non-Critical Interrupt
This occurs when the memory controller is locked and this condition is set as non-critical.
7
Serial Port Receive Critical
Interrupt
This occurs when the serial controller has a Transmit Interrupt and the corresponding crit-
ical-interrupt enable is on in the control register.
6
Serial Port Receive Non-Critical
Interrupt
This occurs when the serial controller has a Transmit Interrupt and the corresponding crit-
ical-interrupt enable is on in the control register.
5
Serial Port Transmit Critical
Interrupt
This occurs when the serial controller has a Transmit Interrupt and the corresponding crit-
ical-interrupt enable is on in the control register.
4
Serial Port Transmit Non-Criti-
cal Interrupt
This occurs when the serial controller has a Transmit Interrupt and the corresponding crit-
ical-interrupt enable is on in the control register.
3
Critical Interrupt
This occurs when a bit in the IBM2520L8767 primary status register is set and the corre-
sponding critical interrupt enable is on.