
IBM2520L8767
IBM Processor for ATM Resources
atmrm.chapt05.01
08/27/99
Cell Re-Assembly (REASM)
Page 267 of 553
12.1: REASM Control Register
Used to control REASM options. Used to determine which bits of the VPI, VCP and MID will be used. Also
used to determine the acceptability of cells with fixable and non-fixable HEC errors. See
Note on
Set/Clear/Read Type Registers
on page 71 for more details on addressing.
Length
22 bits
Type
Clear/Set
Address
XXXX 1600 and 604
Power On Value
X’ 0010’
Restrictions
None
O
Z
V
D
F
R
N
D
R
I
R
D
Number of VPI bits
Number of VCI bits
21 20 19 18 17 16 15 14 13 12 11 10
9
8
7
6
5
4
3
2
1
0
Bit(s)
Description
21
Receive cells that have bits in the VPI-VCI that are out of range into the LCD specified in the REASM Out Of Range LCD
Register. RAALL will generate an event that contains the cell address on a queue specified in RAALL.
20
Receive cells that have an index of zero in the VCI to LCD translation table. No index for the LCD is generated. RAALL will
generate an event that contains the cell address on a queue specified in RAALL.
19
Receive cells that have bits in the VPI-VCI that are out of range. No index for the LCD is generated. RAALL will generate
an event that contains the cell address on a queue specified in RAALL.
18
This bit will disable the reassembly VCI to LCD translate cache when set.
17
This bit will flush the reassembly VCI to LCD translate cache when set. It will reset when the flush is complete.
16
When set, this bit will reset all control logic in the entity. After being set, this bit must be reset before the logic will function
properly. This bit must remain set for at least. 1
μ
s to reset the reassembly logic properly.
15
Count Non-user cells instead of HEC errors.
14
Diagnostic bit. Must be set to enable PCI bus access to the array or write to the internal state machine register. Setting this
bit will prevent cells from being processed.
13
Receive cells with VPI/VCI out of range using the valid bits for generating the index for the LCD.
12
Ignore HEC errors. HEC errors will not be reported if this bit is set.
11
Receive cells with invalid HEC. Cells with HEC errors will be received on a queue specified in RAALL.
10
Disable HEC correction.
9-5
Number of bits of the VPI (0-12) that make up the table lookup address.
4-0
Number of bits of the VCI (0-16) that make up the table lookup address.