
IBM2520L8767
IBM Processor for ATM Resources
atmrm.toc.01
08/27/99
Table of Contents
Page xiii
OFPRXGP1 ....................................................................................................................................410
OFPRXGP2 ....................................................................................................................................411
PIMRConf2 ..................................................................................................................................... 411
SIMStat ........................................................................................................................................... 412
GPPHandler Architecture ................................................................................................................... 413
Counter Registers ........................................................................................................................... 413
Reset Registers .............................................................................................................................. 413
Command Registers ....................................................................................................................... 413
GPPHandler Architecture ................................................................................................................... 413
Event Latch Registers .................................................................................................................... 414
Interrupt Registers .......................................................................................................................... 414
Configuration Registers .................................................................................................................. 414
ATM Cell Handler Architecture: Transmit Direction ........................................................................ 415
ACH_Tx GPP Handler Address Mapping .......................................................................................... 415
Counter Registers ........................................................................................................................... 416
ROFmid .......................................................................................................................................... 416
ROFhi ............................................................................................................................................. 416
ACBC .............................................................................................................................................. 417
IUC ................................................................................................................................................. 417
ACBE .............................................................................................................................................. 418
ACBETh11- ....................................................................................................................................418
CntEn1 ............................................................................................................................................ 419
Reset Register (RESET) ................................................................................................................ 419
Status Registers .............................................................................................................................420
STAT1 ............................................................................................................................................ 420
IUCSTAT1 ...................................................................................................................................... 421
Interrupt Request and Mask Registers ........................................................................................... 421
MainIRQ .........................................................................................................................................421
M_MainIRQ ....................................................................................................................................422
CntrIRQ1 ........................................................................................................................................ 422
M_CntrIRQ1 ................................................................................................................................... 423
Configuration Registers .................................................................................................................. 423
CELLTENABLE .............................................................................................................................. 423
ACBTXTHRPAE .............................................................................................................................425
SDBTXTHRPAF .............................................................................................................................425
HEADERBYTE1 .............................................................................................................................426
HEADERBYTE2 .............................................................................................................................426
HEADERBYTE3 .............................................................................................................................427
HEADERBYTE4 .............................................................................................................................427
HEADERBYTE5 .............................................................................................................................428
PAYLOADBYTE .............................................................................................................................428
HECENCTRL ..................................................................................................................................429
HECOFFSET ..................................................................................................................................430
HECMASKAND .............................................................................................................................. 430
HECMASKOR ................................................................................................................................ 431
ATM Cell Handler Architecture: Receive Direction .......................................................................... 432
ACH_Rx GPP Handler Address Mapping .......................................................................................... 432
Counter Registers ........................................................................................................................... 433
ROFmid .......................................................................................................................................... 433
ROFhi ............................................................................................................................................. 433
FHR ................................................................................................................................................434