- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374668 > S5335DK (Applied Micro Circuits Corp.) PCI Bus Controller, 3.3V PDF資料下載
參數(shù)資料
| 型號(hào)： | S5335DK |
| 廠商： | Applied Micro Circuits Corp. |
| 英文描述： | PCI Bus Controller, 3.3V |
| 中文描述： | PCI總線控制器，3.3 |
| 文件頁(yè)數(shù)： | 23/189頁(yè) |
| 文件大?。?/td> | 1193K |
| 代理商： | S5335DK |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)當(dāng)前第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)
S5335 – PCI Bus Controller, 3.3V
Revision 5.01 – November 30, 2005
Data Sheet
AMCC Confidential and Proprietary
DS1657 23
NON-VOLATILE MEMORY INTERFACE
SIGNALS
This signal grouping provides for connection to exter-
nal non-volatile memories. Either a serial or byte-wide
device may be used.
The serial interface shares the read and write control
pins used for interfacing with byte-wide memory
devices. Since it is intended that only one (serial or
byte wide) configuration be used in any given imple-
mentation, separate descriptions are provided for
each. The S5335 provides the pins necessary to inter-
face to a byte wide non-volatile memory. When they
are connected to a properly configured serial memory,
these byte wide interface pins assume alternate func-
tions. These alternate functions include added
external FIFO status flags, FIFO reset control, Add-On
control for bus mastering and a hardware interface
mailbox port..
Table 10. Serial nv Devices
Signal
Type
Description
SCL
out
Serial Clock. This output is intended to drive a two-wire Serial Interface and functions as the bus’s master.
It is intended that this signal be directly connected to one or more inexpensive serial non-volatile RAMs or
EEPROMs. This pin is shared with the byte wide interface signal, ERD#.
SDA
t/s
Serial Data/Address. This bidirectional pin is used to transfer addresses and data to or from a serial
nvRAM or EEPROM. It is an open drain output and intended to be wire-ORed with all other devices on the
serial bus using a 4.7K external pull-up resistor. This pin is shared with the byte wide interface signal,
EWR#.
SNV
in
Serial Non-Volatile Device. This input, when high, indicates a serial boot device or no boot device is
present. When this pin is low, a byte-wide boot device is present.
Table 11. Byte-Wide nv Devices
Signal
Type
Description
EA[15:00]
out
External nv memory address. These signals connect directly to the external BIOS (or EEPROM) or
EPROM address pins EA0 through EA15. The PCI interface controller assembles 32-bit-wide accesses
through multiple read cycles of the 8-bit device. The address space from 0040h through 007Fh is used
to preload and initialize the PCI configuration registers. Should an external nv memory be used, the
minimum size required is 128 bytes and the maximum is 64K bytes. When a serial memory is con-
nected to the S5335, the pins EA[7:0] are reconfigured to become a hardware Add-On to PCI mailbox
register with the EA8 pin as the mailbox load clock. Also, the EA15 signal pin will provide an indication
that the PCI to Add-On FIFO is full (FRF#), and the EA14 signal pin will indicate whether the Add-On to
PCI FIFO is empty (FWE#).
ERD#
out
External nv memory read control. This pin is asserted during read operations involving the external
non-volatile memory. Data is transferred into the S5335 during the low to high transition of ERD#. This
pin is shared with the serial external memory interface signal, SCL.
EWR#
t/s
External nv memory write control. This pin is asserted during write operations involving the external
non-volatile memory. Data is presented on pins EQ[7:0] along with its address on pins EA[15:0]
throughout the entire assertion of EWR#. This pin is shared with the serial external memory interface
signal, SDA.
EQ[7:0]
t/s
External memory data bus. These pins are used to directly connect with the data pins of an external
non-volatile memory. When a serial memory is connected to the S5335, the pins EQ4, EQ5, EQ6 and
EQ7 become reconfigured to provide signal pins for bus mastering control from the Add-On interface.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S5335QF | PCI Bus Controller, 3.3V |
| S5335QFAAB | PCI Bus Controller, 3.3V |
| S5566B | General Purpose Rectifier(通用整流器) |
| S5566G | General Purpose Rectifier(通用整流器) |
| S5566J | GENERAL PURPOSE RECTIFIER APPLICATIONS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S5335QF | 制造商:AppliedMicro 功能描述: |
| S5335QFAAB | 制造商:AppliedMicro 功能描述:PCI Bus Controller |
| S533-M04-F13A-E | 制造商:UNICORP 功能描述: |
| S-533-M04-F13-F | 制造商:UNICORP 功能描述: |
| S533-M04-F13-F | 制造商:UNICORP 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。