- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374668 > S5335DK (Applied Micro Circuits Corp.) PCI Bus Controller, 3.3V PDF資料下載
參數(shù)資料
| 型號： | S5335DK |
| 廠商： | Applied Micro Circuits Corp. |
| 英文描述： | PCI Bus Controller, 3.3V |
| 中文描述： | PCI總線控制器，3.3 |
| 文件頁數(shù)： | 108/189頁 |
| 文件大?。?/td> | 1193K |
| 代理商： | S5335DK |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁當(dāng)前第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁
S5335 – PCI Bus Controller, 3.3V
Revision 5.01 – November 30, 2005
Data Sheet
AMCC Confidential and Proprietary
DS1657 108
support burst transfers. The FIFO port is also
accessed synchronous to BPCLK.
Asynchronous Register Accesses
For many Add-On applications, Add-On logic does not
operate at the PCI bus frequency. This is especially
true for Add-Ons implementing a microprocessor,
which may be operating at a lower (or higher) fre-
quency. Figures 46 and 47 show asynchronous Add-
On Operation Register accesses. Exact AC timings
are detailed in the Electrical and AC Characteristics
section.
For asynchronous reads (Figure 65), data is driven on
the data bus when RD# is asserted. When RD# is not
asserted, the DQ[31:0] outputs float. A valid address
and valid byte enables must be presented before cor-
rect data is driven. RD# has both a minimum inactive
time and a minimum active time for asynchronous
accesses.
For asynchronous writes (Figure 66), data is clocked
into the S5335 on the rising edge of the WR# input.
Address, byte enables, and data must all meet setup
and hold times relative to the rising edge or WR#.
WR# has both a minimum inactive time and a mini-
mum active time for asynchronous accesses.
Synchronous FIFO and Pass-Thru Data Register
Accesses
To obtain the highest data transfer rates possible, Add-
On logic should operate synchronously with the PCI
clock. The buffered PCI clock (BPCLK) is provided for
this purpose. A synchronous interface with Pass-Thru
mode or the FIFO allows data to be transferred at the
maximum PCI bus bandwidth (132 MBytes/sec) by
allowing burst accesses with the Add-On interface.
The RD# and WR# inputs become enables, using
BPCLK to clock data into and out of registers. This
section applies only to synchronous accesses to the
FIFO (AFIFO) and Pass-Thru Data (APTD) registers.
Figures 48 and 49 show single-cycle, synchronous
FIFO and Pass-Thru Operation Register accesses.
Exact AC timings are detailed in the Electrical and AC
Characteristics section.
For synchronous reads (Figure 67), data is driven onto
the data bus when RD# (or RDFIFO#) is asserted.
When RD# is not asserted, the DQ[31:0] outputs float.
The address, byte enable, and RD# inputs must meet
setup and hold times relative to the rising edge of
BPCLK. Burst reads may be performed by holding
RD# low.
For synchronous writes (Figure 68), data is clocked
into the register on the rising edge of BPCLK.
Address, byte enables, and data must all meet setup
and hold times relative to the rising edge or BPCLK.
Burst writes may be performed by holding WR# (or
WRFIFO#) low. When holding WR# low, data is
clocked in on each BPCLK rising edge.
nv Memory Accesses Through the Add-On Gen-
eral Control/Status Register
To access nv memory contents through the Add-On
General Control/Status Register (AGCSTS), special
considerations must be made. Internally, all nv mem-
ory accesses by the S5335 are synchronized to a
divided-down version of the PCI bus clock. Because of
this, if nv memory accesses are performed through the
AGCSTS register, the register access must be syn-
chronized to BPCLK. The rising edge RD# or WR# is
still used to clock data, but these inputs along with the
address and byte enables are synchronized to
BPCLK. Accesses to AGCSTS for monitoring FIFO or
mailbox status, etc., may be done asynchronous to
BPCLK.
MAILBOX BUS INTERFACE
The mailbox register names may need some clarifica-
tion. For the Add-On interface, an outgoing mailbox
refers to a mailbox sending information to the PCI bus.
An incoming mailbox refers to a mailbox receiving
information from the PCI bus. An outgoing mailbox on
the Add-On interface is, internally, the same as the
corresponding incoming mailbox on the PCI interface
and vice-versa.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S5335QF | PCI Bus Controller, 3.3V |
| S5335QFAAB | PCI Bus Controller, 3.3V |
| S5566B | General Purpose Rectifier(通用整流器) |
| S5566G | General Purpose Rectifier(通用整流器) |
| S5566J | GENERAL PURPOSE RECTIFIER APPLICATIONS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S5335QF | 制造商:AppliedMicro 功能描述: |
| S5335QFAAB | 制造商:AppliedMicro 功能描述:PCI Bus Controller |
| S533-M04-F13A-E | 制造商:UNICORP 功能描述: |
| S-533-M04-F13-F | 制造商:UNICORP 功能描述: |
| S533-M04-F13-F | 制造商:UNICORP 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。