參數(shù)資料
型號: S5335DK
廠商: Applied Micro Circuits Corp.
英文描述: PCI Bus Controller, 3.3V
中文描述: PCI總線控制器,3.3
文件頁數(shù): 13/189頁
文件大?。?/td> 1193K
代理商: S5335DK
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁
S5335 – PCI Bus Controller, 3.3V
Revision 5.01 – November 30, 2005
Data Sheet
AMCC Confidential and Proprietary
DS1657 13
The S5335 is an off-the-shelf, low-cost, standard prod-
uct, which is PCI 2.1 compliant. And, since AMCC is a
member of the PCI Special Interest Group, the S5335
has been tested on various manufacturer’s PCI moth-
erboards, chip sets, PCI BIOSs and operating
systems. This removes the burden of compliance and
compatibility testing from the designer and thus signifi-
cantly reduces development time. Utilizing the S5335
allows the designer to focus on the actual application,
not debugging the PCI interface.
The S5335 allows special direct data accessing
between the PCI bus and the user application through
implementation of four definable Pass-Thru data chan-
nels. Each data channel is implemented by defining a
Host memory segment size and 8/16/32-bit user bus
width. The addition of two 32 byte FIFOs, also used in
S5335 Bus Mastering applications, provides further
versatility to data transfer capabilities. FIFO DMA
transfers are supported using Address and Transfer
Count Registers. Four 32-bit Mailbox Registers cou-
pled with a Status Register and extensive interrupt
capabilities provide flexible user command or mes-
sage transfers between the two buses. In addition, the
S5335 also allows use of an external serial, or byte-
wide non-volatile memory to perform any pre-boot ini-
tialization requirements and to provide custom
expansion BIOS or POST code capability.
S5335 ARCHITECTURE
The block diagram in Figure 2 above shows the major
functional elements within the S5335. The S5335 pro-
vides three physical bus interfaces: the PCI Local bus,
the user local bus referred to as the Add-On Local bus
and the optional serial and byte-wide non-volatile
memory buses. Data movement between buses can
take place through mailbox registers or the FIFO data
channel, or a user can define and enable one or more
of the four Pass-Thru data channels. S5335 Bus Mas-
ter or DMA data transfers to and from the PCI Local
bus are performed through the FIFO data channel
under either Host or Add-On software control or Add-
On hardware control using dedicated S5335 signal
pins.
The S5335 signal pins are shown in Figure 3. The PCI
Local Bus signals are detailed on the left side; Add-On
Local Bus signal are detailed on the right side. All
additional S5335 device control signals are shown on
the lower right side.
The S5335 supports a two wire serial nvRAM bus and
a byte-wide EPROM/FLASH bus. This allows the
designer to customize the S5335 configuration by
loading setup information on system power-up.
Figure 2. S5335 Pinout
S5335 Register Architecture
Control and configuration of the Add-On Local bus,
and the S5335 itself, is performed through three pri-
mary groups of registers. These groups consist of PCI
Configuration Registers, PCI Operation Registers and
Add-On Operation Registers. These registers are user
configurable through either their associated bus or
from an external non-volatile memory device. This
section will provide a brief overview of each of these
register groups and the optional non-volatile interface.
PCI Configuration Registers
All PCI compliant devices are required to provide a
group of Configuration Registers for the host system.
These registers are polled during power up initializa-
tion and contain specific device and add-in card
product information including Vendor ID, Device ID,
Revision and the amount of memory required for prod-
uct operation. The S5335 can either load these
registers with default values or initialize them from an
external non-volatile memory area called ‘Configura-
tion Space’. The S5335 can accommodate a total of
256 bytes of external memory for this purpose. The
first 64 bytes is reserved for user defined configuration
data which is loaded into the PCI Configuration Regis-
ters during power-up initialization. The remaining 192
bytes may be used to implement an Expansion BIOS
or contain add-in card POST code. Table 1 shows all
the S5335 PCI Configuration Registers.
Add-On Bus
Control
S5933 Register
Access
Pass-Thru
Control/Access
Serial Bus
Config/BIOS Opt.
PCI
Local
Bus
S5935
Control
Add-On
Data Bus
Direct FIFO
Access
Byte Wide
Config/BIOS Opt.
BPCLK
IRQ#
RDFIFO#
WRFIFO#
RDEMPTY
WRFULL
SYSRST#
DQ[31:0]
SELECT#
ADR[6:2]
BE[3:0]#
RD#
WR#
PTATN#
PTBURST#
PTNUM[1:0]#
PTBE[3:0]#
PTADR#
PTWR
PTRDY#
EA[15:0]
EQ[7:0]
EWR#/SDA
ERD#/SCL
PCLK
INTA#
RST#
AD[31:0]
C/BE[3:0]#
FRAME#
DEVSEL#
IRDY#
TRDY#
IDSEL#
STOP#
LOCK#
PAR
PERR#
SERR#
S5335
GNT#
REQ#
MODE
SNV
相關(guān)PDF資料
PDF描述
S5335QF PCI Bus Controller, 3.3V
S5335QFAAB PCI Bus Controller, 3.3V
S5566B General Purpose Rectifier(通用整流器)
S5566G General Purpose Rectifier(通用整流器)
S5566J GENERAL PURPOSE RECTIFIER APPLICATIONS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S5335QF 制造商:AppliedMicro 功能描述:
S5335QFAAB 制造商:AppliedMicro 功能描述:PCI Bus Controller
S533-M04-F13A-E 制造商:UNICORP 功能描述:
S-533-M04-F13-F 制造商:UNICORP 功能描述:
S533-M04-F13-F 制造商:UNICORP 功能描述: