
S5335 – PCI Bus Controller, 3.3V
Revision 5.01 – November 30, 2005
Data Sheet
AMCC Confidential and Proprietary
DS1657 179
Figure 109. Pass-Thru Status Indicator Timing
Target Byte-Wide nv Memory Interface Timing
Notes:
1. T represents the clock period for the PCI bus clock (30ns @ 33 MHz).
2. The write cycle time is controlled by both the PCI bus clock and software operations to initiate the write operation of nv memory. This param-
eter is the result of several software operations to the Bus Master Control/Status Register (MCSR).
BPCLK
PTATN#
PTWR
PTBURST#
PTNUM[1:0]
PTBE[3:0]#
Valid
Valid
t24
t25
Table 71. Target Byte-Wide Memory Interface Timing
Functional Operation Range (V
CC
=3.3V ±5%, 0°C to 70°C, 50 pF load on outputs)
Symbol
Parameter
Min
Max
Units
Notes
t
35
ERD# Cycle Time
8T
-
ns
Note 1
t
36
ERD# Low Time
6T
-
ns
Note 1
t
37
ERD# High Time
2T
-
ns
Note 1
t
38
EA[15:0] Setup to ERD# or EWR# Low
T
-
ns
Note 1
t
39
EA[15:0] Hold from ERD# or EWR# High
T
-
ns
Note 1
t
40
EQ[7:0] Setup to ERD# Rising Edge
10
-
ns
Note 1
t
41
EQ[7:0] Hold from ERD# Rising Edge
2
-
ns
Note 1
t
43
EWR# Low Time
6T
-
ns
Note 1
t
44
EWR# High Time
2T
-
ns
Note 1
t
45
EQ[7:0] Setup to EWR# Low -10
0
-
ns
Note 1
t
46
EQ[7:0] Hold from EWR# High
T
-
ns
Note 1