- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374668 > S5335DK (Applied Micro Circuits Corp.) PCI Bus Controller, 3.3V PDF資料下載
參數(shù)資料
| 型號(hào)： | S5335DK |
| 廠商： | Applied Micro Circuits Corp. |
| 英文描述： | PCI Bus Controller, 3.3V |
| 中文描述： | PCI總線控制器，3.3 |
| 文件頁數(shù)： | 107/189頁 |
| 文件大?。?/td> | 1193K |
| 代理商： | S5335DK |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁當(dāng)前第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁
S5335 – PCI Bus Controller, 3.3V
Revision 5.01 – November 30, 2005
Data Sheet
AMCC Confidential and Proprietary
DS1657 107
ADD-ON BUS INTERFACE
This chapter describes the Add-On bus interface for
the S5335. The S5335 is designed to support connec-
tion to a variety of microprocessor buses and/or
peripheral devices. The Add-On interface controls
S5335 operation through the Add-On Operation Reg-
isters. These registers act as the Pass-Thru, FIFO,
non-volatile memory and mailbox interfaces as well as
offering control and status information.
Depending on the register being accessed, the inter-
face may be synchronous or asynchronous. To
enhance performance and simplify Add-On logic
design, some registers allow direct access with a sin-
gle device input pin. Asynchronous burst read and
write FIFO operations are not recommended. The fol-
lowing sections describe the various interfaces to the
PCI bus and how they are accessed from the Add-On
interface.
ADD-ON OPERATION REGISTER
ACCESSES
The S5335 Add-On bus interface is very similar to that
of a memory or peripheral device found in a micropro-
cessor-based system. A 32-bit data bus with individual
read and write strobes, a chip enable and byte
enables are provided. Other Add-On interface signals
are provided to simplify Add-On logic design.
Accesses to the S5335 registers are done primarily
synchronously to BPCLK. For S5335 functions that
are compatible with an Add-On microprocessor inter-
face, it is helpful to allow an asynchronous interface,
as the processor may not operate at the PCI bus clock
frequency.
Add-On Interface Signals
The Add-On interface provides a small number of sys-
tem signals to allow the Add-On to monitor PCI bus
activity, indicate status conditions (interrupts), and
allow Add-On bus configuration. A standard bus inter-
face is provided for Add-On Operation Register
accesses.
System Signals
BPCLK and SYSRST# allow the Add-On interface to
monitor the PCI bus status. BPCLK is a buffered ver-
sion of the PCI clock. The PCI clock can operate from
0 MHz to 33 MHz. SYSRST# is a buffered version of
the PCI reset signal, and may also be toggled by host
application software through bit 24 of the Bus Master
Control/Status Register (MCSR).
IRQ# is the Add-On interrupt output. This signal is
active low and can indicate a number of conditions.
Add-On interrupts may be generated from the mailbox
or FIFO interfaces. The exact conditions which gener-
ate an interrupt are discussed in the mailbox and FIFO
chapters. The interrupt output is deasserted when
acknowledged by an access to the Add-On Interrupt
Control/Status Register (AINT). All interrupt sources
are cleared by writing a one to the corresponding inter-
rupt bit.
The MODE input on the Add-On interface configures
the datapath width for the Add-On interface. MODE
low indicates a 32-bit data bus. MODE high indicates a
16-bit data bus. For 16-bit operation, BE3# is rede-
fined as ADR1, providing an extra address input.
ADR1 selects the low or high words of the 32-bit
S5335 Add-On Operation Registers.
Register Access Signals
Simple register accesses to the S5335 Add-On Opera-
tion Registers take two forms: synchronous to BPCLK
and asynchronous. The following signals are required
to complete a register access to the S5335.
BE[3:0]#
Byte Enable Inputs. These S5335 inputs
identify valid byte lanes during Add-On transac-
tions. When MODE is set for 16-bit operation,
BE2# is not defined and BE3# becomes ADR1.
ADR[6:2]
Address Inputs. These address pins identify
the specific Add-On Operation Register being
accessed. When configured for 16-bit operation
(MODE=1), an additional input, ADR1 is available
to allow the 32-bit operation registers to be
accessed with two 16-bit cycles.
RD#
Read Strobe Input.
WR#
Write Strobe Input.
SELECT#
Chip Select Input. This input identifies a
valid S5335 access.
DQ[31:0]
Bidirectional Data Bus. These I/O pins are
the S5335 data bus. When configured for 16-bit
operation, only DQ[15:0] are valid.
In addition, there are dedicated signals for FIFO
accesses (RDFIFO# and WRFIFO#) and Pass-Thru
address accesses (PTADR#). These are discussed
separately in the FIFO and Pass-Thru sections of this
chapter.
The internal interfaces of the S5335 allow Add-On
Operation Registers to be accessed asynchronous to
BPCLK (synchronous to the rising edge of the read or
write strobe). The exception to this is the Add-On Gen-
eral Control/Status Register. This is due to the async
nature of FIFO status bits changing as the PCI bus
reads data. For Pass-Thru operations, the Pass-Thru
Data Register accesses are synchronous to BPCLK to
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S5335QF | PCI Bus Controller, 3.3V |
| S5335QFAAB | PCI Bus Controller, 3.3V |
| S5566B | General Purpose Rectifier(通用整流器) |
| S5566G | General Purpose Rectifier(通用整流器) |
| S5566J | GENERAL PURPOSE RECTIFIER APPLICATIONS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S5335QF | 制造商:AppliedMicro 功能描述: |
| S5335QFAAB | 制造商:AppliedMicro 功能描述:PCI Bus Controller |
| S533-M04-F13A-E | 制造商:UNICORP 功能描述: |
| S-533-M04-F13-F | 制造商:UNICORP 功能描述: |
| S533-M04-F13-F | 制造商:UNICORP 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。