- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374668 > S5335DK (Applied Micro Circuits Corp.) PCI Bus Controller, 3.3V PDF資料下載
參數(shù)資料
| 型號： | S5335DK |
| 廠商： | Applied Micro Circuits Corp. |
| 英文描述： | PCI Bus Controller, 3.3V |
| 中文描述： | PCI總線控制器，3.3 |
| 文件頁數(shù)： | 128/189頁 |
| 文件大小： | 1193K |
| 代理商： | S5335DK |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁當(dāng)前第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁
S5335 – PCI Bus Controller, 3.3V
Revision 5.01 – November 30, 2005
Data Sheet
AMCC Confidential and Proprietary
DS1657 128
For bus master transfers initiated by the Add-On inter-
face, some applications may not know the size of the
data block to be transferred. To avoid constantly
updating the transfer count register, the transfer count
may be disabled. Bit 28 in the Add-On General Con-
trol/Status Register (AGCSTS) performs this function.
Disabling the transfer count also disables the interrupt
capabilities. Regardless of whether Add-On transfer
count is enabled or disabled, the Add-On Master Read
Enable (AMREN) and Add-On Master Write Enable
(AMWEN) inputs control when the S5335 asserts or
deasserts its request to the PCI bus. When Add-On
transfer count is enabled, the S5335 will only request
the bus when both the transfer count (read or write) is
not zero and the appropriate enable line (AMREN or
AMWEN) is active. For Add-On initiated bus master-
ing, AMWEN and AMREN override the read and write
bus mastering enable bits in the Bus Master Control/
Status Register (MCSR).
PCI Initiated Bus Mastering
If bit 7 in location 45h of the external non-volatile mem-
ory is one, the Master Read Address Register
(MRAR), Master Write Address Register (MWAR),
Master Read Transfer Count (MRTC), and Master
Write Transfer Count (MWTC) are accessible only
from the PCI bus interface. In this configuration, the
S5335 transfers data until the transfer count reaches
zero. The transfer count cannot be disabled for PCI
initiated bus mastering. If no external nv memory boot
device is used, the S5335 defaults to PCI initiated bus
mastering.
Address and Transfer Count Registers
The S5335 has two sets of registers used for bus mas-
ter transfers. There are two operation registers for bus
master read operations and two operation registers for
bus master write operations. One operation register is
for the transfer address (MWAR and MRAR). The
other operation register is for the transfer byte count
(MWTC and MRTC).
The address registers are written with the first address
of the transfer before bus mastering is enabled. Once
a transfer begins, this register is automatically updated
to reflect the address of the current transfer. If a PCI
target disconnects from an S5335 initiated cycle, the
transfer is retried starting from the current address in
the register. If bus grant (GNT#) is removed or bus
mastering is disabled (using AMREN or AMWEN), the
value in the address register reflects the next address
to be accessed. Transfers must begin on DWORD
boundaries.
The transfer count registers contain the number of
bytes to be transferred. The transfer count may be
written before or after bus mastering is enabled. If bus
mastering is enabled, no transfer occurs until the
transfer count is programmed with a non-zero value.
Once a transfer begins, this register is automatically
updated to reflect the number of bytes remaining to be
transferred. If the transfer count registers are disabled
(for Add-On initiated bus mastering), transfers begin
as soon as bus mastering is enabled.
Although transfers must begin on DWORD bound-
aries, transfer counts do not have to be multiples of
four bytes. For example, if the write transfer count
(MWTC) register is programmed with a value of 10
(decimal), the S5335 performs two DWORD writes
and a third write with only BE0# and BE1# asserted.
Bus Mastering FIFO Management Schemes
The S5335 provides flexibility in how the FIFO is man-
aged for bus mastering. The FIFO management
scheme determines when the S5335 requests the bus
to initiate PCI bus cycles. The management scheme is
configurable for the PCI to Add-On and Add-On to PCI
FIFO (and may be different for each). Bus mastering
must be enabled for the management scheme to apply
(via the enable bits or AMREN/AMWEN).
For the PCI to Add-On FIFO, there are two manage-
ment options. The PCI to Add-On FIFO management
option is programmed through the Bus Master Control/
Status Register (MCSR). The FIFO can be pro-
grammed to request the bus when any DWORD
location is empty or only when four or more locations
are empty. After the S5335 is granted control of the
PCI bus, the management scheme does not apply.
The device continues to read as long as there is an
open FIFO location. When the PCI to Add-On FIFO is
full or bus mastering is disabled, the PCI bus request
is removed by the S5335.
For the Add-On to PCI FIFO, there are two manage-
ment options. The Add-On to PCI FIFO management
option is programmed through the Bus Master Control/
Status Register (MCSR). The FIFO can be pro-
grammed to request the bus when any DWORD
location is full or only when four or more locations are
full. After the S5335 is granted control of the PCI bus,
the management scheme does not apply. The device
continues to write as long as there is data in the FIFO.
When the Add-On to PCI FIFO is empty or bus mas-
tering is disabled, the PCI bus request is removed by
the S5335.
There are two special cases for the Add-On to PCI
FIFO management scheme. The first case is when the
FIFO is programmed to request the PCI bus only when
four or more locations are full, but the transfer count is
less than 16 bytes. In this situation, the FIFO ignores
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S5335QF | PCI Bus Controller, 3.3V |
| S5335QFAAB | PCI Bus Controller, 3.3V |
| S5566B | General Purpose Rectifier(通用整流器) |
| S5566G | General Purpose Rectifier(通用整流器) |
| S5566J | GENERAL PURPOSE RECTIFIER APPLICATIONS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S5335QF | 制造商:AppliedMicro 功能描述: |
| S5335QFAAB | 制造商:AppliedMicro 功能描述:PCI Bus Controller |
| S533-M04-F13A-E | 制造商:UNICORP 功能描述: |
| S-533-M04-F13-F | 制造商:UNICORP 功能描述: |
| S533-M04-F13-F | 制造商:UNICORP 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。