參數(shù)資料
型號: S5335DK
廠商: Applied Micro Circuits Corp.
英文描述: PCI Bus Controller, 3.3V
中文描述: PCI總線控制器,3.3
文件頁數(shù): 140/189頁
文件大小: 1193K
代理商: S5335DK
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁當(dāng)前第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁
S5335 – PCI Bus Controller, 3.3V
Revision 5.01 – November 30, 2005
Data Sheet
AMCC Confidential and Proprietary
DS1657 140
PASS-THRU OVERVIEW
The S5335 provides a simple registered access port to
the PCI bus. Using a handshaking protocol with Add-
On card logic, the PCI bus directly accesses resources
on the Add-On. The Pass-Thru data transfer method is
very useful for direct Add-On memory access, or
accessing registers within peripherals on an Add-On
board. Pass-Thru operation requires an external nv
memory boot device to define and configure the
S5335 Pass-Thru regions.
The S5335 provides four user-configurable Pass-Thru
regions. Each region corresponds to a PCI Configura-
tion Base Address Register (BADR1-4). A region
represents a block of address space (the block size is
user-defined). Each block can be mapped into mem-
ory or I/O space. Memory mapped regions can request
to be located below 1 MByte (Real Mode address
space for a PC). Each region also has a configurable
bus width for the Add-On bus interface. An 8-, 16-, or
32-bit Add-On interface may be selected, for use with
a variety of Add-On memory or peripheral devices.
Pass-Thru features can be used only when the S5335
is a PCI target. As a target, the S5335 Pass-Thru
mode supports single data transfers as well as burst
transfers. When accessed with burst transfers, the
S5335 supports data transfers at the full PCI band-
width. The data transfer rate is only limited by the PCI
initiator performing the access and the speed of the
Add-On logic.
FUNCTIONAL DESCRIPTION
To provide the PCI bus Add-On with direct access to
Add-On resources, the S5335 has an internal Pass-
Thru Address Register (APTA), and a Pass-Thru Data
Register (APTD). These registers are connected to
both the PCI bus interface and the Add-On bus inter-
face. This allows a PCI initiator to perform Pass-Thru
writes (data transferred from the PCI bus to the Add-
On bus) or Pass-Thru reads (PCI bus requests data
from the Add-On bus). The S5335 Pass-Thru interface
supports both single cycle (one data phase) and burst
accesses (multiple data phases).
Pass-Thru Transfers
Data transfers between the PCI bus and the Add-On
using the Pass-Thru interface are implemented with a
handshaking scheme. If the PCI bus writes to an
S5335 Pass-Thru region, Add-On logic must read the
data from the S5335 and store it on the Add-On. If the
PCI bus reads from a Pass-Thru region, Add-On logic
must write data to the S5335.
Some applications may require that an address be
passed to the Add-On for Pass-Thru accesses. For
example, a 4 Kbyte Pass-Thru region on the PCI bus
may correspond to a 4 Kbyte block of SRAM on the
Add-On card. If a PCI initiator accessed this region,
the Add-On would need to know the offset within the
memory device to access. The Pass-Thru Address
Register (APTA) allows the Add-On to access address
information for the current PCI cycle. When the PCI
bus performs burst accesses, the APTA register is
updated by the S5335 to reflect the address of the cur-
rent data phase.
For PCI writes to the Add-On, the S5335 transfers the
data from the PCI bus into the Pass-Thru Data Regis-
ter (APTD). The S5335 captures the data from the PCI
bus when TRDY# is asserted. The PCI bus then
becomes available for other transfers. When the Pass-
Thru data register becomes full, the S5335 asserts the
Pass-Thru status signals to indicate to the Add-On that
data is present. The Add-On logic may read the data
register and assert PTRDY# to indicate the current
access is complete. Until the current access com-
pletes, the S5335 responds to further Pass-Thru
accesses with retries.
For PCI reads from the Add-On, the S5335 asserts the
Pass-Thru status signals to indicate to the Add-On that
data is required. The Add-On logic should write to the
Pass-Thru Data Register and assert PTRDY# to com-
plete the access. The S5335 does not assert TRDY#
to the PCI bus until PTRDY# is asserted by Add-On
logic. If the Add-On cannot provide data quickly
enough, the S5335 signals a retry to the PCI bus. This
allows the PCI bus to perform other tasks, rather than
waiting for a slow target.
相關(guān)PDF資料
PDF描述
S5335QF PCI Bus Controller, 3.3V
S5335QFAAB PCI Bus Controller, 3.3V
S5566B General Purpose Rectifier(通用整流器)
S5566G General Purpose Rectifier(通用整流器)
S5566J GENERAL PURPOSE RECTIFIER APPLICATIONS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S5335QF 制造商:AppliedMicro 功能描述:
S5335QFAAB 制造商:AppliedMicro 功能描述:PCI Bus Controller
S533-M04-F13A-E 制造商:UNICORP 功能描述:
S-533-M04-F13-F 制造商:UNICORP 功能描述:
S533-M04-F13-F 制造商:UNICORP 功能描述: