
Section 14 I2C Bus Interface (IIC)
Rev. 1.00 Mar. 02, 2006 Page 407 of 798
REJ09B0255-0100
Section 14 I
2C Bus Interface (IIC)
This LSI has a three-channel I
2C bus interface. The I2C bus interface conforms to and provides a
subset of the Philips I
2C bus (inter-IC bus) interface functions. The register configuration that
controls the I
2C bus differs partly from the Philips configuration, however.
14.1
Features
Selection of addressing format or non-addressing format
I2C bus format: addressing format with an acknowledge bit, for master/slave operation
Clocked synchronous serial format: non-addressing format without an acknowledge bit, for
master operation only
Conforms to Philips I2C bus interface (I2C bus format)
Two ways of setting slave address (I2C bus format)
Start and stop conditions generated automatically in master mode (I2C bus format)
Selection of the acknowledge output level in reception (I2C bus format)
Automatic loading of an acknowledge bit in transmission (I2C bus format)
Wait function in master mode (I2C bus format)
A wait can be inserted by driving the SCL pin low after data transfer, excluding
acknowledgement.
The wait can be cleared by clearing the interrupt flag.
Wait function (I2C bus format)
A wait request can be generated by driving the SCL pin low after data transfer.
The wait request is cleared when the next transfer becomes possible.
Interrupt sources
Data transfer end (including when a transition to transmit mode with I2C bus format occurs,
when ICDR data is transferred from ICDRT to ICDRS or from ICDRS to ICDRR, or
during a wait state)
Address match: When any slave address matches or the general call address is received in
slave receive mode with I
2C bus format (including address reception after loss of master
arbitration)
Arbitration lost
Start condition detection (in master mode)
Stop condition detection (in slave mode)
Selection of 16 internal clocks (in master mode)