
Rev. 1.00 Mar. 02, 2006 Page xxxi of xl
Figure 14.36 IRIC Flag Clearing Timing in Wait Operation...................................................... 476
Section 15 Keyboard Buffer Control Unit (PS2)
Figure 15.1 Block Diagram of PS2............................................................................................. 480
Figure 15.2 PS2 Connection ....................................................................................................... 481
Figure 15.3 Sample Receive Processing Flowchart.................................................................... 491
Figure 15.4 Receive Timing ....................................................................................................... 492
Figure 15.5 Sample Transmit Processing Flowchart .................................................................. 493
Figure 15.6 Transmit Timing...................................................................................................... 494
Figure 15.7 Sample Receive Abort Processing Flowchart (1).................................................... 495
Figure 15.7 Sample Receive Abort Processing Flowchart (2).................................................... 496
Figure 15.8 Receive Abort and Transmit Start (Transmission/Reception Switchover)
Timing...................................................................................................................... 496
Figure 15.9 KCLKI and KDI Read Timing ................................................................................ 497
Figure 15.10 KCLKO and KDO Write Timing .......................................................................... 497
Figure 15.11 KBF Setting and KCLK Automatic I/O Inhibit Generation Timing ..................... 498
Figure 15.12 Receive Counter and KBBR Data Load Timing ................................................... 499
Figure 15.13 Receive Timing and KCLK................................................................................... 499
Figure 15.14 Example of KCLK Input Fall Interrupt Operation ................................................ 500
Figure 15.15 Timing of First KCLK Interrupt............................................................................ 501
Figure 15.16 First KCLK Interrupt Path..................................................................................... 503
Figure 15.17 Interrupt Timing in Software Standby Mode, Watch Mode,
and Subsleep Mode................................................................................................503
Figure 15.18 Internal Flag of First KCLK Falling Interrupt in Software Standby mode,
Watch mode, and Subsleep mode .......................................................................... 504
Figure 15.19 KBIOE Setting and KCLK Falling Edge Detection Timing ................................. 505
Figure 15.20 KDO Output .......................................................................................................... 506
Section 16 LPC Interface (LPC)
Figure 16.1 Block Diagram of LPC............................................................................................ 508
Figure 16.2 Typical
LFRAME Timing.......................................................................................552
Figure 16.3 Abort Mechanism .................................................................................................... 552
Figure 16.4 GA20 Output ........................................................................................................... 554
Figure 16.5 Power-Down State Termination Timing ................................................................. 559
Figure 16.6 SERIRQ Timing...................................................................................................... 560
Figure 16.7 Clock Start Request Timing .................................................................................... 562
Figure 16.8 HIRQ Flowchart (Example of Channel 1)............................................................... 565
Section 17 A/D Converter
Figure 17.1 Block Diagram of A/D Converter ........................................................................... 570
Figure 17.2 A/D Conversion Timing.......................................................................................... 578
Figure 17.3 A/D Conversion Accuracy Definitions.................................................................... 580