
Rev. 1.00 Mar. 02, 2006 Page xxviii of xl
Section 11 8-Bit Timer (TMR)
Figure 11.1 Block Diagram of 8-Bit Timer (TMR_0 and TMR_1)............................................ 298
Figure 11.2 Block Diagram of 8-Bit Timer (TMR_Y and TMR_X).......................................... 299
Figure 11.3 Pulse Output Example............................................................................................. 315
Figure 11.4 Count Timing for Internal Clock Input ................................................................... 316
Figure 11.5 Count Timing for External Clock Input (Both Edges) ............................................ 316
Figure 11.6 Timing of CMF Setting at Compare-Match ............................................................ 317
Figure 11.7 Timing of Toggled Timer Output by Compare-Match A Signal............................. 317
Figure 11.8 Timing of Counter Clear by Compare-Match ......................................................... 318
Figure 11.9 Timing of Counter Clear by External Reset Input................................................... 318
Figure 11.10 Timing of OVF Flag Setting ................................................................................. 319
Figure 11.11 Timing of Input Capture Operation....................................................................... 322
Figure 11.12 Timing of Input Capture Signal
(Input capture signal is input during TICRR and TICRF read) ............................. 322
Figure 11.13 Conflict between TCNT Write and Clear.............................................................. 325
Figure 11.14 Conflict between TCNT Write and Count-Up ...................................................... 325
Figure 11.15 Conflict between TCOR Write and Compare-Match ............................................ 326
Section 12 Watchdog Timer (WDT)
Figure 12.1 Block Diagram of WDT.......................................................................................... 332
Figure 12.2 Watchdog Timer Mode (RST/
NMI = 1) Operation................................................. 338
Figure 12.3 Interval Timer Mode Operation............................................................................... 339
Figure 12.4 OVF Flag Set Timing.............................................................................................. 339
Figure 12.5 Writing to TCNT and TCSR (WDT_0)................................................................... 341
Figure 12.6 Conflict between TCNT Write and Increment ........................................................ 341
Section 13 Serial Communication Interface (SCI)
Figure 13.1 Block Diagram of SCI............................................................................................. 344
Figure 13.2 Data Format in Asynchronous Communication
(Example with 8-Bit Data, Parity, Two Stop Bits) .................................................. 364
Figure 13.3 Receive Data Sampling Timing in Asynchronous Mode ........................................ 366
Figure 13.4 Relation between Output Clock and Transmit Data Phase
(Asynchronous Mode) ............................................................................................. 367
Figure 13.5 Sample SCI Initialization Flowchart ....................................................................... 368
Figure 13.6 Example of Operation in Transmission in Asynchronous Mode
(Example with 8-Bit Data, Parity, One Stop Bit).................................................... 369
Figure 13.7 Sample Serial Transmission Flowchart ................................................................... 370
Figure 13.8 Example of SCI Operation in Reception
(Example with 8-Bit Data, Parity, One Stop Bit).................................................... 371
Figure 13.9 Sample Serial Reception Flowchart (1)................................................................... 373
Figure 13.9 Sample Serial Reception Flowchart (2)................................................................... 374