
Rev. 1.00 Mar. 02, 2006 Page xx of xl
Section 15 Keyboard Buffer Control Unit (PS2) .............................................. 479
15.1
Features............................................................................................................................. 479
15.2
Input/Output Pins.............................................................................................................. 482
15.3
Register Descriptions........................................................................................................ 483
15.3.1
Keyboard Control Register 1 (KBCR1)............................................................ 483
15.3.2
Keyboard Buffer Control Register 2 (KBCR2) ................................................ 485
15.3.3
Keyboard Control Register H (KBCRH) .......................................................... 486
15.3.4
Keyboard Control Register L (KBCRL)........................................................... 488
15.3.5
Keyboard Data Buffer Register (KBBR) .......................................................... 490
15.3.6
Keyboard Buffer Transmit Data Register (KBTR) ........................................... 490
15.4
Operation .......................................................................................................................... 491
15.4.1
Receive Operation ............................................................................................ 491
15.4.2
Transmit Operation ........................................................................................... 493
15.4.3
Receive Abort ................................................................................................... 494
15.4.4
KCLKI and KDI Read Timing ......................................................................... 497
15.4.5
KCLKO and KDO Write Timing ..................................................................... 497
15.4.6
KBF Setting Timing and KCLK Control.......................................................... 498
15.4.7
Receive Timing................................................................................................. 499
15.4.8
Operation during Data Reception ..................................................................... 499
15.4.9
KCLK Fall Interrupt Operation ........................................................................ 500
15.4.10
First KCLK Falling Interrupt ............................................................................ 501
15.5
Usage Notes ...................................................................................................................... 505
15.5.1
KBIOE Setting and KCLK Falling Edge Detection ......................................... 505
15.5.2
KD Output by KDO bit (KBCRL) and by Automatic Transmission ................ 506
15.5.3
Module Stop Mode Setting ............................................................................... 506
15.5.4
Transmit Completion Flag (KBTE) .................................................................. 506
Section 16 LPC Interface (LPC)........................................................................ 507
16.1
Features............................................................................................................................. 507
16.2
Input/Output Pins.............................................................................................................. 509
16.3
Register Descriptions........................................................................................................ 510
16.3.1
Host Interface Control Registers 0 and 1 (HICR0 and HICR1)........................ 511
16.3.2
Host Interface Control Registers 2 and 3 (HICR2 and HICR3)........................ 517
16.3.3
Host Interface Control Register 4 (HICR4) ...................................................... 520
16.3.4
Host Interface Control Register 5 (HICR5) ...................................................... 521
16.3.5
LPC Channel 1 Address Registers H and L (LADR1H and LADR1L)............ 522
16.3.6
LPC Channel 2 Address Registers H and L (LADR2H and LADR2L)............ 523
16.3.7
LPC Channel 3 Address Registers H and L (LADR3H and LADR3L)............ 525
16.3.8
LPC Channel 4 Address Registers H and L (LADR4H and LADR4L)............ 527