2000 Jul 26
50
Philips Semiconductors
Preliminary Specification
Single-chip 8-bit microcontroller with CAN controller
P8xC591
12.5.17.3 Acceptance Filter Priority Register
For each available Acceptance Filter it could be defined, whether a receive interrupt is forced immediately if a message
passes a certain Acceptance Filter or whether the programmed Receive Interrupt Level should be used for interruption.
This allows to use certain Acceptance Filters for alarm message recognition interrupting the host CPU immediately.
Table 35
Acceptance Filter Priority Register (ACF Priority) (CAN address 31)
7
6
5
4
3
2
1
0
B4F2PRIO
B4F1PRIO
B3F2PRIO
B3F1PRIO
B2F2PRIO
B2F1PRIO
B1F2PRIO
B1F1PRIO
Table 36
Acceptance Filter Priority Register (ACF Priority)
BIT
SYMBOL
NAME
VALUE
FUNCTION
ACFPRIO.7
B4F2PRIO
Bank 4 Filter 2
Priority
1 (high)
A receive interrupt is generated immediately, if a message
passes Filter 2 within Acceptance Filter Bank 4
A receive interrupt is generated, if the FIFO level exceeds
the Receive Interrupt Level Register.
A receive interrupt is generated immediately, if a message
passes Filter 1 within Acceptance Filter Bank 4
A receive interrupt is generated, if the FIFO level exceeds
the Receive Interrupt Level Register.
A receive interrupt is generated immediately, if a message
passes Filter 2 within Acceptance Filter Bank 3
A receive interrupt is generated, if the FIFO level exceeds
the Receive Interrupt Level Register.
A receive interrupt is generated immediately, if a message
passes Filter 1 within Acceptance Filter Bank 3
A receive interrupt is generated, if the FIFO level exceeds
the Receive Interrupt Level Register.
A receive interrupt is generated immediately, if a message
passes Filter 2 within Acceptance Filter Bank 2
A receive interrupt is generated, if the FIFO level exceeds
the Receive Interrupt Level Register.
A receive interrupt is generated immediately, if a message
passes Filter 1 within Acceptance Filter Bank 2
A receive interrupt is generated, if the FIFO level exceeds
the Receive Interrupt Level Register.
A receive interrupt is generated immediately, if a message
passes Filter 2 within Acceptance Filter Bank 1
A receive interrupt is generated, if the FIFO level exceeds
the Receive Interrupt Level Register.
A receive interrupt is generated immediately, if a message
passes Filter 1 within Acceptance Filter Bank 1
A receive interrupt is generated, if the FIFO level exceeds
the Receive Interrupt Level Register.
0 (low)
ACFPRIO.6
B4F1PRIO
Bank 4 Filter 1
Priority
1 (high)
0 (low)
ACFPRIO.5
B3F2PRIO
Bank 3 Filter 2
Priority
1 (high)
0 (low)
ACFPRIO.4
B3F1PRIO
Bank 3 Filter 1
Priority
1 (high)
0 (low)
ACFPRIO.3
B2F2PRIO
Bank 2Filter 2
Priority
1 (high)
0 (low)
ACFPRIO.2
B2F1PRIO
Bank 2 Filter 1
Priority
1 (high)
0 (low)
ACFPRIO.1
B1F2PRIO
Bank 1 Filter 2
Priority
1 (high)
0 (low)
ACFPRIO.0
B1F1PRIO
Bank 1 Filter 1
Priority
1 (high)
0 (low)