參數(shù)資料
型號： P8XC591
廠商： NXP Semiconductors N.V.
英文描述： HiRel FPGA, Low-Power 1.0?? CMOS Technology
中文描述： 單芯片8 - CAN控制器位微控制器
文件頁數(shù)： 38/160頁
文件大小： 601K
代理商： P8XC591
2000 Jul 26
38
Philips Semiconductors
Preliminary Specification
Single-chip 8-bit microcontroller with CAN controller
P8xC591
12.5.5
I
NTERRUPT
R
EGISTER
(IR)
The Interrupt Register allows the identification of an interrupt source. When one or more bits of this register are set, a
CAN interrupt will be indicated to the CPU. After this register is read by the CPU all bits are reset except of the Receive
Interrupt bit.
The Interrupt Register appears to the CPU as a read only memory.
Table 16
Interrupt Register (IR) CAN Addr. 3, bit interpretation
BIT
SYMBOL
NAME
VALUE
FUNCTION
IR.7
BEI
Bus Error Interrupt
1 (set)
This bit is set when the CAN controller detects an error on
the CAN Bus and the BEIE bit is set within the Interrupt
Enable Register. After a bus error interrupt event this
interrupt is locked until the Error Code Capture Register is
read out once.
0 (reset)
1 (set)
IR.6
ALI
Arbitration Lost
Interrupt
This bit is set when the CAN controller has lost arbitration
and becomes a receiver and the ALIE bit is set within the
Interrupt Enable Register. After an arbitration lost interrupt
event this interrupt is locked until the Arbitration Lost Capture
Register is read out once.
0 (reset)
1 (set)
IR.5
EPI
Error Passive
Interrupt
This bit is set whenever the CAN controller has reached the
Error Passive Status (at least one error counter exceeds the
CAN protocol defined level of 127) or if the CAN controller is
in Error Passive Status and enters the Error Active Status
again and the EPIE bit is set within the Interrupt Enable
Register.
0 (reset)
1 (set)
IR.4
WUI
Wake-Up Interrupt;
Note 1
This bit is set when the CAN controller is sleeping and bus
activity is detected and the WUIE bit is set within the
Interrupt Enable Register.
0 (reset)
1 (set)
IR.3
DOI
Data Overrun
Interrupt
This bit is set on a 0-to-1 change of the Data Overrun Status
bit, when the Data Overrun Interrupt Enable is set to ‘1’
(enabled).
0 (reset)
1 (set)
IR.2
EI
Error Interrupt
This bit is set on every change (set and clear) of either the
Error Status or Bus Status bits if the Error Interrupt Enable is
set to ‘1’ (enabled).
0 (reset)
1 (set)
IR.1
TI
Transmit Interrupt;
Note 2
This bit is set whenever the Transmit Buffer Status changes
from ‘0’ to ‘1’ (released) and Transmit Interrupt Enable is set
to ‘1’ (enabled).
0 (reset)
1 (set)
IR.0
RI
Receive Interrupt;
Note 2
This bit is set whenever the RXFIFO is filled with more bytes
than specified in the Rx Interrupt Level register or a message
has passed an acceptance filter which is set to “high priority”
and the RIE bit is set within the Interrupt Enable Register.
0 (reset)
相關(guān)PDF資料
PDF描述
P90CE201 16-bit microcontroller
P90CE201AEB 16-bit microcontroller
P9217 PbS photoconductive detector
P930 CdS photoconductive cell
PA025XSB This technical specification applies to 2.5inch color TFT-LCD panel.
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
P8XC592 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit microcontroller with on-chip CAN
P8XCE598 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit microcontroller with on-chip CAN
P8XCL580HFH 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Low voltage 8-bit microcontrollers with UART, I2C-bus and ADC
P8XCL580HFT 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Low voltage 8-bit microcontrollers with UART, I2C-bus and ADC
P8Z77 DELUXE 制造商:Asus 功能描述:P8Z77-V Deluxe ATX Motherboard
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*