參數(shù)資料
型號： P8XC591
廠商： NXP Semiconductors N.V.
英文描述： HiRel FPGA, Low-Power 1.0?? CMOS Technology
中文描述： 單芯片8 - CAN控制器位微控制器
文件頁數(shù)： 34/160頁
文件大?。?/td> 601K
代理商： P8XC591
2000 Jul 26
34
Philips Semiconductors
Preliminary Specification
Single-chip 8-bit microcontroller with CAN controller
P8xC591
12.5.2
M
ODE
R
EGISTER
(MOD)
The contents of the Mode Register are used to change the behaviour of the CAN controller. Bits may be set or reset by
the CPU that uses the Mode Register as a read / write memory. Reserved Bits are read as “0”.
Table 13
Mode Register (MOD) CAN Addr. 0 bit interpretation
Notes
1.
A write access to the bits MOD.1, MOD.2, MOD.5, MOD.6 and MOD.7 is possible only, if the Reset Mode is entered
previously.
The PeliCAN Block will enter Sleep Mode, if the Sleep Mode bit is set ‘1’ (sleep), there is no bus activity and no
interrupt is pending. Setting of SM with at least one of the previously mentioned exceptions valid will result in a
wake-up interrupt. The CAN controller will wake up if SM is set LOW (wake-up) or there is bus activity. On wake-up,
a Wake-up Interrupt is generated. A sleeping CAN controller which wakes up due to bus activity will not be able to
receive this message until it detects 11 consecutive recessive bits (Bus-Free sequence). Note that setting of SM is
not possible in Reset Mode. After clearing of Reset Mode, setting of SM is possible first, when Bus-Free is detected
again.
This mode of operation forces the CAN controller to be error passive. Message Transmission is not possible. The
Listen Only Mode can be used e.g. for software driven bit rate detection and “hot plugging”.
2.
3.
BIT
SYMBOL
NAME
VALUE
FUNCTION
MOD.7
TM
Test Mode;
Note 1
1 (activated)
The TXDC pin will reflect the bit, detected on RXDC pin, with
the next positive edge of the system clock. The RPM bit has
no influence within this mode.
0 (disabled)
1 (high active)
MOD.6
MOD.5
RIPM
RPM
Reserved.
Receive Polarity
Mode
RXD inputs are active high (dominant = 1).
0 (low active)
1 (high active))
RXD inputs are active low (dominant = 0).
The CAN controller enters Sleep Mode if no CAN interrupt is
pending and there is no bus activity.
MOD.4
SM
Sleep Mode;
Note 2
0 (low active)
1 (self test)
MOD.3
MOD.2
reserved
Self Test Mode;
Note 1
In this mode a full node test is possible without any other
active node on the bus using the Self Reception Request
command. The CAN controller will perform a successful
transmission, even if there is no acknowledge received.
An acknowledge is required for successful transmission.
In this mode the CAN would give no acknowledge to the
CAN bus, even if a message is received successfully. No
active error flags are driven to the bus. The error counters
are stopped at the current value.
Normal communication.
Setting the Reset Mode bit results in aborting the current
transmission/reception of a message and entering the Reset
Mode.
On the’1’-to-’0’ transition of the Reset Mode bit, the CAN
controller returns to the Operating Mode.
STM
0 (normal)
1 (reset)
MOD.1
LOM
Listen Only
Mode; Notes 1
and 3
0 (normal)
1 (reset)
MOD.0
RM
Reset Mode;
Note 4
0 (normal)
相關(guān)PDF資料
PDF描述
P90CE201 16-bit microcontroller
P90CE201AEB 16-bit microcontroller
P9217 PbS photoconductive detector
P930 CdS photoconductive cell
PA025XSB This technical specification applies to 2.5inch color TFT-LCD panel.
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
P8XC592 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit microcontroller with on-chip CAN
P8XCE598 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit microcontroller with on-chip CAN
P8XCL580HFH 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Low voltage 8-bit microcontrollers with UART, I2C-bus and ADC
P8XCL580HFT 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Low voltage 8-bit microcontrollers with UART, I2C-bus and ADC
P8Z77 DELUXE 制造商:Asus 功能描述:P8Z77-V Deluxe ATX Motherboard
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*