- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄67681 > IBM21P100BGB PCI BUS CONTROLLER, PBGA304 PDF資料下載
參數(shù)資料
| 型號(hào)： | IBM21P100BGB |
| 元件分類(lèi)： | 總線控制器 |
| 英文描述： | PCI BUS CONTROLLER, PBGA304 |
| 封裝： | 31 X 31 MM, HEAT SINK, PLASTIC, BGA-304 |
| 文件頁(yè)數(shù)： | 105/140頁(yè) |
| 文件大?。?/td> | 2032K |
| 代理商： | IBM21P100BGB |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)當(dāng)前第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)
IBM21P100BGB
IBM 133 PCI-X Bridge R1.1
ppb11_pcix_regs.fm.03
July 9, 2001
Configuration Registers
Page 59 of 131
11
RW
Enable Relaxed Ordering
This bit enables read completions that occur after the first read completion, for a read operation, to bypass
posted writes and complete with higher priority. Only read completions being presented on the primary inter-
face are affected by this bit.
0
Conventional mode, read command relaxed ordering disabled: each target bus read completion
transaction will be ordered with posted writes in the opposite direction(traveling the same direction
as the completion data). see PCI Bridge Specification 1.1, Table 5-2.
1
Conventional mode, read command relaxed ordering enabled: only the first read completion of a
read transaction will be required to meet the PCI ordering requirement for delayed read completion
vs posted writes (PCI Bridge Specification 1.1, Table 5-2) all subsequent read completions for the
same master transaction will be allowed to pass posted writes in the opposite direction.
This bit is used only for requests issued in PCI mode. For requests issued in PCI-X mode the relaxed order-
ing bit in the attribute field takes precedence.
10
RW
Secondary Special Delayed Read Mode Enable bit
Allows a secondary master to change memory read command (MR, MRL, or MRM) code after it has received
retry to another memory read command (MR, MRL, or MRM) code.
0
Retry any secondary master which repeats its transaction with command code changes
1
Completed MR, MRL, or MRM transaction on the secondary bus and the initiator (or another) mas-
ter on the secondary bus initiates a MR, MRL, or MRM transaction with the same address and BEs,
then the bridge will complete it normally.
This bit is ignored when the secondary interface is in PCI-X mode.
9:8
RW
Secondary Read prefetch mode bits
Controls prefetching for Memory Read transactions, that are initiated on the secondary bus.
00
One cache line prefetch
01
Reserved
10
Full prefetch
11
No prefetching, full handshake between initiator and target. Disconnect on first DWord.
These bits are ignored when the secondary interface is in PCI-X mode.
7:6
RW
Secondary Read Line prefetch mode bits
Controls prefetching for Memory Read Line transactions, that are initiated on the secondary bus.
00
One cache line prefetch
01
Reserved
10
Full prefetch
11
Reserved
These bits are ignored when the secondary interface is in PCI-X mode.
5:4
RW
Secondary Read Multiple prefetch mode bits
Controls prefetching for Memory Read Multiple transactions that are initiated on the secondary bus.
00
One cache line prefetch
01
Reserved
10
Full prefetch
11
Reserved
These bits are ignored when the secondary interface is in PCI-X mode.
3:0
RO
Reserved
Bit(s)
Access
Field Name and Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IBM21P100BGC | PCI BUS CONTROLLER, PBGA304 |
| IBM25403GCX-3JC76C2 | RISC PROCESSOR, PQFP16 |
| IBM25405GP-3BA200C2 | RISC PROCESSOR, PBGA456 |
| IBM25EMPPC603EFG-100 | 32-BIT, 100 MHz, RISC PROCESSOR, PQFP240 |
| IBM25EMPPC603EBG-100 | 32-BIT, 100 MHz, RISC PROCESSOR, CBGA255 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IBM24L5086 | 制造商:AVED MEMORY PRODUCTS 功能描述: 制造商:AVED Memory Products 功能描述: |
| IBM25403GCX-3BC80C2 | 制造商:IBM 功能描述:RISC PROCESSOR, 160 Pin Plastic BGA |
| IBM25403GCX-3JC50C2 | 制造商:IBM 功能描述:403GCX-3JC50C2 |
| IBM25403GCX-3JC66C2 | 制造商:IBM 功能描述: |
| IBM25403GCX3JC76C2 | 制造商:IBM 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。