參數(shù)資料
型號: DS3112
廠商: DALLAS SEMICONDUCTOR
元件分類: Digital Transmission Controller
英文描述: DATACOM, FRAMER, PBGA256
封裝: 27 X 27 MM, PLASTIC, BGA-256
文件頁數(shù): 63/134頁
文件大小: 900K
代理商: DS3112
DS3112
34 of 134
Bit 7 / T3/E3 Transmit Frame Sync I/O Control (FTSOFC). When this bit is set low, the FTSOF
signal will be an output and will pulse for one FTCLK cycle at the beginning of each frame. When this
bit is high, the FTSOF signal is an input and the device uses it to determine the frame boundaries.
0 = FTSOF is an output
1 = FTSOF is an input
Bit 8 / Low Speed (T1/E1) Transmit Port Common Clock Enable (LTCCEN). When this bit is set
high, the LTCLK1 to LTCLK28 and LTCLKA and LTCLKB inputs are ignored and a common clock
sourced via the LTCCLK input is used in their place.
0 = disable LTCCLK
1 = enable LTCCLK
Bit 9 / Low Speed (T1/E1) Receive Port Common Clock Enable (LRCCEN). When this bit is set
high, the LRCLK1 to LRCLK28 and LRCLKA and LRCLKB outputs will all be sourced from the
LRCCLK input. This configuration can only be used in applications where it can be insured that all of
the T1 or E1 channels from the far end are being sourced from a common clock.
0 = disable LRCCLK
1 = enable LRCCLK
Bit 10 / High Speed (T3/E3) Data Enable Mode Select (DENMS). When this bit is set low, the
FRDEN and FTDEN outputs will be asserted during payload data and deasserted during overhead data.
When this bit is high, FRDEN and FTDEN are gapped clocks that pulse during payload data and are
suppressed during overhead data.
0 = FRDEN and FTDEN are Data Enables
1 = FRDEN and FTDEN are Gapped Clocks
Bit 11 / Low Speed (T1/E1) Port Loop Timed Mode (LLTM). When this bit is set low, the low speed
T1 and E1 receive clocks (LRCLK) are not routed to the transmit side. When this bit is high, the
LRCLKs are routed to the transmit side to be used as the transmit T1 and E1 clocks. When enabled, all
the low speed ports are looped timed. This control bit affects all the low speed ports. The device is not
capable of setting individual low speed ports into and out of looped timed mode. See the Block Diagram
in Figures 1A and 1B for more details.
0 = disable loop timed mode (LRCLK is not used to replace the associated LTCLK)
1 = enable loop timed mode (LRCLK replaces the associated LTCLK)
Register Name:
MC2
Register Description:
Master Configuration Register 2
Register Address:
04h
Bit #
7
6
5
4
3210
Name
n/a
HTDATL
HTDATH
HRDATI HRCLKI HTDATI HTCLKI
Default
-
0
0000
Bit #
15
14
13
12
11
10
9
8
Name
n/a
LRDATI
LRCLKI
LTDATI
LTCLKI
Default
-
0000
相關(guān)PDF資料
PDF描述
DS3131 SPECIALTY TELECOM CIRCUIT, PBGA256
DS3134 DATACOM, FRAMER, PBGA256
DS3150QN DATACOM, PCM TRANSCEIVER, PQCC28
DS3150Q DATACOM, PCM TRANSCEIVER, PQCC28
DS3150TN DATACOM, PCM TRANSCEIVER, PDIP48
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS3112+ 功能描述:網(wǎng)絡控制器與處理器 IC TEMPE T3/E3 MUX FRMR & M13/E13/G.747 MUX RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS3112+W 功能描述:網(wǎng)絡控制器與處理器 IC TEMPE T3/E3 MUX FRMR & M13/E13/G.747 MUX RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS3112D1 功能描述:網(wǎng)絡控制器與處理器 IC TEMPE T3/E3 MUX FRMR & M13/E13/G.747 MUX RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS3112D1+ 功能描述:網(wǎng)絡控制器與處理器 IC TEMPE T3/E3 MUX FRMR & M13/E13/G.747 MUX RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS3112DK 功能描述:網(wǎng)絡開發(fā)工具 DS3112 Dev Kit RoHS:否 制造商:Rabbit Semiconductor 產(chǎn)品:Development Kits 類型:Ethernet to Wi-Fi Bridges 工具用于評估:RCM6600W 數(shù)據(jù)速率:20 Mbps, 40 Mbps 接口類型:802.11 b/g, Ethernet 工作電源電壓:3.3 V