參數(shù)資料
型號: DS3112
廠商: DALLAS SEMICONDUCTOR
元件分類: Digital Transmission Controller
英文描述: DATACOM, FRAMER, PBGA256
封裝: 27 X 27 MM, PLASTIC, BGA-256
文件頁數(shù): 5/134頁
文件大?。?/td> 900K
代理商: DS3112
DS3112
102 of 134
10.3 FEAC STATUS REGISTER DESCRIPTION
Register Name:
FSR
Register Description:
FEAC Status Register
Register Address:
92h
Bit #
765
43210
Name
n/a
RFI
RFCD
Default
---
-----
Bit #
151413
121110
9
8
Name
RFFO
RFFE
RFF5
RFF4
RFF3
RFF2
RFF1
RFF0
Default
---
-----
Note: Bits that are underlined are read only; all other bits are read-write.
Bit 0 / Receive FEAC Codeword Detected (RFCD). This latched read only event status bit will be set
to a one each time the FEAC controller has detected and validated a new FEAC codeword. This bit will
be cleared when read and will not be set again until another new codeword is detected. The setting of this
bit can cause a hardware interrupt to occur if the FEAC bit in the Interrupt Mask for MSR (IMSR)
register is set to a one. The interrupt will be allowed to clear when this bit is read.
Bit 1 / Receive FEAC Idle (RFI). This latched read-only event status bit will be set to a one each time
the FEAC controller has detected 16 consecutive ones following a valid codeword. This bit will be
cleared when read. The setting of this bit can cause a hardware interrupt to occur if the IERFI bit in the
FEAC Control Register (FCR) is set to one and the FEAC bit in the Interrupt Mask for MSR (IMSR) is
set to one.
Bits 8 to 13 / Receive FEAC FIFO Data (RFF0 to RFF5). Data from the Receive FEAC FIFO can be
read from these bits. The FEAC codeword is of the form ...0xxxxxx011111111... where the rightmost bit
is received first. These six bits are the debounced and integrated middle six bits of the second byte of the
FEAC codeword (i.e. the six “x” bits). RFF0 is the LSB and is received first while RFF5 is the MSB and
is received last.
Bit 14 / Receive FEAC FIFO Empty (RFFE). This read only real time status bit will be set to a one
when the Receive FEAC FIFO is empty and hence the RFF0 to RFF5 bits contain no valid information.
Bit 15 / Receive FEAC FIFO Overflow (RFFO). This latched read only event status bit will be set to a
one when the receive FEAC controller has attempted to write to an already full Receive FEAC FIFO and
current incoming FEAC codeword is lost. This bit will be cleared when read and will not be set again
until another FIFO overflow occurs (i.e. the Receive FEAC FIFO has been read and then fills beyond
capacity).
相關(guān)PDF資料
PDF描述
DS3131 SPECIALTY TELECOM CIRCUIT, PBGA256
DS3134 DATACOM, FRAMER, PBGA256
DS3150QN DATACOM, PCM TRANSCEIVER, PQCC28
DS3150Q DATACOM, PCM TRANSCEIVER, PQCC28
DS3150TN DATACOM, PCM TRANSCEIVER, PDIP48
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS3112+ 功能描述:網(wǎng)絡(luò)控制器與處理器 IC TEMPE T3/E3 MUX FRMR & M13/E13/G.747 MUX RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS3112+W 功能描述:網(wǎng)絡(luò)控制器與處理器 IC TEMPE T3/E3 MUX FRMR & M13/E13/G.747 MUX RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS3112D1 功能描述:網(wǎng)絡(luò)控制器與處理器 IC TEMPE T3/E3 MUX FRMR & M13/E13/G.747 MUX RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS3112D1+ 功能描述:網(wǎng)絡(luò)控制器與處理器 IC TEMPE T3/E3 MUX FRMR & M13/E13/G.747 MUX RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS3112DK 功能描述:網(wǎng)絡(luò)開發(fā)工具 DS3112 Dev Kit RoHS:否 制造商:Rabbit Semiconductor 產(chǎn)品:Development Kits 類型:Ethernet to Wi-Fi Bridges 工具用于評估:RCM6600W 數(shù)據(jù)速率:20 Mbps, 40 Mbps 接口類型:802.11 b/g, Ethernet 工作電源電壓:3.3 V