參數(shù)資料
型號(hào): DS3112
廠商: DALLAS SEMICONDUCTOR
元件分類: Digital Transmission Controller
英文描述: DATACOM, FRAMER, PBGA256
封裝: 27 X 27 MM, PLASTIC, BGA-256
文件頁數(shù): 127/134頁
文件大?。?/td> 900K
代理商: DS3112
DS3112
92 of 134
Bit 1 / Transmit Zero Stuffer Defeat (TZSD). When this bit is set low, the HDLC will automatically
enable the zero stuffer in between the opening and closing flags of the HDLC message. When this bit is
set high, the device will not enable the zero stuffer under any condition.
0 = enable zero stuffer (normal operation)
1 = disable zero stuffer
Bit 2 / Transmit CRC Invert (TCRCI). When this bit is set low, the HDLC will allow the CRC to be
generated normally. When this bit is set high, the device will invert all 16 bits of the generated CRC.
This bit is ignored when the CRC generation is disabled (TCRCD = 1). This bit is useful in testing
HDLC operation.
0 = do not invert the generated CRC (normal operation)
1 = Invert the generated CRC
Bit 4 / Transmit Flag/Idle Select (TFS). This control bit determines whether flags or idle bytes will be
transmitted in between packets.
0 = 7Eh (flags)
1 = FFh (idle)
Bit 5 / Transmit HDLC Reset (THR). A 0 to 1 transition will reset the Transmit HDLC controller.
Must be cleared and set again for a subsequent reset. A reset will flush the current contents of the
transmit FIFO and cause one FEh abort sequence (7 ones is a row) to be sent followed by either 7Eh
(flags) or FFh (idle) until a new packet is initiated by writing new data (at least two bytes) into the FIFO.
Bit 6 / Receive HDLC Reset (RHR). A 0 to 1 transition will reset the Receive HDLC controller. Must
be cleared and set again for a subsequent reset. A reset will flush the current contents of the receive FIFO
and cause the receive HDLC controller to begin searching for a new incoming HDLC packet.
Bit 8 / Transmit Invert Data (TID). The control bit determines whether all of the data from the HDLC
controller (including flags and CRC checksum) will be inverted after processing.
0 = do not invert data (normal operation)
1 = invert all data
Bit 9 / Receive Invert Data (RID). The control bit determines whether all of the data into the HDLC
controller (including flags and CRC checksum) will be inverted before processing.
0 = do not invert data (normal operation)
1 = invert all data
Bits 10 to 12 / Transmit Low Water Mark Select Bits (TLWMS0 to TLWMS2). These control bits
determine when the HDLC controller should set the TLWM status bit in the HDLC Status Register
(HSR). When the transmit FIFO contains less than the number of bytes configured by these bits, the
TLWM status bit will be set to a one.
相關(guān)PDF資料
PDF描述
DS3131 SPECIALTY TELECOM CIRCUIT, PBGA256
DS3134 DATACOM, FRAMER, PBGA256
DS3150QN DATACOM, PCM TRANSCEIVER, PQCC28
DS3150Q DATACOM, PCM TRANSCEIVER, PQCC28
DS3150TN DATACOM, PCM TRANSCEIVER, PDIP48
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS3112+ 功能描述:網(wǎng)絡(luò)控制器與處理器 IC TEMPE T3/E3 MUX FRMR & M13/E13/G.747 MUX RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS3112+W 功能描述:網(wǎng)絡(luò)控制器與處理器 IC TEMPE T3/E3 MUX FRMR & M13/E13/G.747 MUX RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS3112D1 功能描述:網(wǎng)絡(luò)控制器與處理器 IC TEMPE T3/E3 MUX FRMR & M13/E13/G.747 MUX RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS3112D1+ 功能描述:網(wǎng)絡(luò)控制器與處理器 IC TEMPE T3/E3 MUX FRMR & M13/E13/G.747 MUX RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS3112DK 功能描述:網(wǎng)絡(luò)開發(fā)工具 DS3112 Dev Kit RoHS:否 制造商:Rabbit Semiconductor 產(chǎn)品:Development Kits 類型:Ethernet to Wi-Fi Bridges 工具用于評(píng)估:RCM6600W 數(shù)據(jù)速率:20 Mbps, 40 Mbps 接口類型:802.11 b/g, Ethernet 工作電源電壓:3.3 V