- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16537 > AD9558/PCBZ (Analog Devices Inc)BOARD EVAL FOR AD9558 PDF資料下載
參數(shù)資料
| 型號： | AD9558/PCBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 91/104頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR AD9558 |
| 產(chǎn)品變化通告： | AD9558 Minor Metal Mask Change 17/Apr/2012 |
| 設(shè)計資源： | AD9558 Eval Brd BOM AD9558 Schematic |
| 標準包裝： | 1 |
| 系列： | * |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁當前第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁
Data Sheet
AD9558
Rev. B | Page 87 of 104
DPLL PROFILE REGISTERS (REGISTER 0x0700 TO REGISTER 0x07E6)
Note that the default values of the REFA and REFC profiles are as follows: input frequency=19.44 MHz, output frequency = 622.08 MHz/
155.52 MHz, loop bandwidth = 400 Hz, normal phase margin, inner tolerance = 5%, and outer tolerance = 10%.
The default values of the REFB and REFD profiles are as follows: input frequency = 8 kHz, output frequency = 622.08 MHz/155.52 MHz,
loop bandwidth = 100 Hz, normal phase margin, inner tolerance = 5%, and outer tolerance = 10%.
REFA Profile (Register 0x0700 to Register 0x0726)
Table 78. Reference Period—REFA Profile
Address
Bits
Bit Name
Description
0x0700
[7:0]
Nominal reference period (fs)
Nominal reference period bits[7:0] (default: 0xC9).
0x0701
[7:0]
Nominal reference period bits[15:8] (default: 0xEA).
0x0702
[7:0]
Nominal reference period bits[23:16] (default: 0x10).
0x0703
[7:0]
Nominal reference period bits[31:24] (default: 0x03).
0x0704
[7:0]
Nominal reference period bits[39:32] (default: 0x00).
Default for Register 0x0700 to Register 0x0704 = 0x000310EAC9 = 51.44 ns (1/19.44 MHz).
Table 79. Reference Period Tolerance—REFA Profile
Address
Bits
Bit Name
Description
0x0705
[7:0]
Inner tolerance
Input reference frequency monitor inner tolerance, Bits[7:0] (default: 0x14).
0x0706
[7:0]
Input reference frequency monitor inner tolerance, Bits[15:8] (default: 0x00).
0x0707
[7:4]
Reserved
Default: 0x0.
[3:0]
Inner tolerance
Input reference frequency monitor inner tolerance, Bits[19:16].
Default for Register 0x0705 to Register 0x707 = 0x000014 = 20 (5% or 50,000 ppm).
The Stratum 3 clock requires inner tolerance of ±9.2 ppm and outer tolerance of
±12 ppm; an SMC clock requires an outer tolerance of ±48 ppm.
The allowable range for the inner tolerance is 0x00A (10%) to 0x8FF (1 ppm).
The tolerance of the input frequency monitor is only as accurate as the system clock
frequency.
0x0708
[7:0]
Outer tolerance
Input reference frequency monitor outer tolerance, Bits[7:0] (default: 0x0A).
0x0709
[7:0]
Input reference frequency monitor outer tolerance, Bits[15:8] (default: 0x00).
0x070A
[7:4]
Reserved
Reserved.
[3:0]
Outer tolerance
Input reference frequency monitor outer tolerance, Bits[19:16].
Default for Register 0x0708 to Register 0x70A = 0x00000A = 10 (10% or 100,000 ppm).
The Stratum 3 clock requires an inner tolerance of ±9.2 ppm and outer tolerance of
±12 ppm; an SMC clock requires outer tolerance of ±48 ppm.
The outer tolerance register setting should always be smaller than the inner tolerance.
Table 80. Reference Validation Timer—REFA Profile
Address
Bits
Bit Name
Description
0x070B
[7:0]
Validation timer (ms)
Validation timer, Bits[7:0] (default: 0x0A).
This is the amount of time a reference input must be valid before it is declared valid by
the reference input monitor (default: 10 ms).
0x070C
[7:0]
Validation timer, Bits[15:8] (default: 0x00).
Table 81. Reserved Register
Address
Bits
Bit Name
Description
0x070D
[7:0]
Reserved
Reserved. Default: 0x00.
Table 82. DPLL Base Loop Filter Selection—REFA Profile
Address
Bits
Bit Name
Description
0x070E
[7:1]
Reserved
Reserved. Default: 0x00.
0
Sel high PM base loop filter
0 = base loop filter with normal (70°) phase margin (default).
1 = base loop filter with high (88.5°) phase margin.
(≤0.1 dB peaking in the closed-loop transfer function for loop BWs ≤ 2 kHz. Setting this
bit is also recommended for loop BW > 2kHz.)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GBM22DSAH | CONN EDGECARD 44POS R/A .156 SLD |
| DK-2632-03 | CABLE FIBER OPTIC DUAL LC-SC 3M |
| GEM30DTAS | CONN EDGECARD 60POS R/A .156 SLD |
| GMM12DRXI | CONN EDGECARD 24POS DIP .156 SLD |
| P1330R-105K | INDUCTOR POWER 1000.0UH SMD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9559 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual PLL, Quad Input, Multiservice Line Card Adaptive Clock Translator |
| AD9559/PCBZ | 功能描述:時鐘和定時器開發(fā)工具 Multi-protocol line card dual clock RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Modules 類型:Clock Conditioners 工具用于評估:LMK04100B 頻率:122.8 MHz 工作電源電壓:3.3 V |
| AD9559BCPZ | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 Multi-protocol line card dual clock RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56 |
| AD9559BCPZ-REEL7 | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 Multi-protocol line card dual clock RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56 |
| AD9559PCBZ | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual PLL, Quad Input, Multiservice Line Card Adaptive Clock Translator |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。