參數(shù)資料
型號(hào)： AD9558/PCBZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 61/104頁(yè)
文件大?。?/td> 0K
描述： BOARD EVAL FOR AD9558
產(chǎn)品變化通告： AD9558 Minor Metal Mask Change 17/Apr/2012
設(shè)計(jì)資源： AD9558 Eval Brd BOM
AD9558 Schematic
標(biāo)準(zhǔn)包裝： 1
系列： *
AD9558
Data Sheet
Rev. B | Page 6 of 104
LOGIC OUTPUTS (M7 TO M0, IRQ)
Table 5.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
LOGIC OUTPUTS (M7 to M0, IRQ)
Output High Voltage (VOH)
DVDD3 0.4
V
IOH = 1 mA
Output Low Voltage (VOL)
0.4
V
IOL = 1 mA
IRQ Leakage Current
Open-drain mode
Active Low Output Mode
200
μA
VOH = 3.3 V
Active High Output Mode
100
μA
VOL = 0 V
SYSTEM CLOCK INPUTS (XOA, XOB)
Table 6.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
SYSTEM CLOCK MULTIPLIER
Output Frequency Range
750
805
MHz
The VCO range may place limitations on
nonstandard system clock input
frequencies
Phase Frequency Detector (PFD) Rate
150
MHz
Frequency Multiplication Range
2
255
Assumes valid system clock and PFD
rates
SYSTEM CLOCK REFERENCE INPUT PATH
Input Frequency Range
10
600
MHz
Minimum Input Slew Rate
20
V/μs
Minimum limit imposed for jitter
performance
Common-Mode Voltage
1.05
1.16
1.25
V
Internally generated
Differential Input Voltage Sensitivity
250
mV p-p
Minimum voltage across pins required
to ensure switching between logic
states; the instantaneous voltage on
either pin must not exceed the supply
rails; can accommodate single-ended
input by ac grounding of complementary
input; 1 V p-p recommended for optimal
jitter performance
System Clock Input Doubler Duty Cycle
This is the amount of duty cycle
variation that can be tolerated on the
system clock input to use the doubler
System Clock Input = 50 MHz
45
50
55
%
System Clock Input = 20 MHz
46
50
54
%
System Clock Input = 16 MHz to 20 MHz
47
50
53
%
Input Capacitance
3
pF
Single-ended, each pin
Input Resistance
4.2
k
CRYSTAL RESONATOR PATH
Crystal Resonator Frequency Range
10
50
MHz
Fundamental mode, AT cut crystal
Maximum Crystal Motional Resistance
100
相關(guān)PDF資料
PDF描述
GBM22DSAH CONN EDGECARD 44POS R/A .156 SLD
DK-2632-03 CABLE FIBER OPTIC DUAL LC-SC 3M
GEM30DTAS CONN EDGECARD 60POS R/A .156 SLD
GMM12DRXI CONN EDGECARD 24POS DIP .156 SLD
P1330R-105K INDUCTOR POWER 1000.0UH SMD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9559 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual PLL, Quad Input, Multiservice Line Card Adaptive Clock Translator
AD9559/PCBZ 功能描述:時(shí)鐘和定時(shí)器開發(fā)工具 Multi-protocol line card dual clock RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Modules 類型:Clock Conditioners 工具用于評(píng)估:LMK04100B 頻率:122.8 MHz 工作電源電壓:3.3 V
AD9559BCPZ 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 Multi-protocol line card dual clock RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
AD9559BCPZ-REEL7 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 Multi-protocol line card dual clock RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
AD9559PCBZ 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual PLL, Quad Input, Multiservice Line Card Adaptive Clock Translator
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*