參數(shù)資料
型號: AD9558/PCBZ
廠商: Analog Devices Inc
文件頁數(shù): 82/104頁
文件大?。?/td> 0K
描述: BOARD EVAL FOR AD9558
產(chǎn)品變化通告: AD9558 Minor Metal Mask Change 17/Apr/2012
設計資源: AD9558 Eval Brd BOM
AD9558 Schematic
標準包裝: 1
系列: *
Data Sheet
AD9558
Rev. B | Page 79 of 104
Table 63. Base Digital Loop Filter with Normal Phase Margin (PM = 70°, BW = 0.1 Hz, Third Pole Frequency = 2 Hz, N1 = 1)1
Address
Bits
Bit Name
Description
0x0323
[7:0]
NPM Alpha-0 linear
Alpha-0 coefficient linear, Bits[7:0]
0x0324
[7:0]
Alpha-0 coefficient linear, Bits[15:8]
0x0325
7
Reserved
[6:0]
NPM Alpha-1 exponent
Alpha-1 coefficient exponent, Bits[6:0]
0x0326
[7:0]
NPM Beta-0 linear
Beta-0 coefficient linear, Bits[7:0]
0x0327
[7:0]
Beta-0 coefficient linear, Bits[15:8]
0x0328
7
Reserved
[6:0]
NPM Beta-1 exponent
Beta-1 coefficient exponent, Bits[6:0]
0x0329
[7:0]
NPM Gamma-0 linear
Gamma-0 coefficient linear, Bits[7:0]
0x032A
[7:0]
Gamma-0 coefficient linear, Bits[15:8]
0x032B
7
Reserved
[6:0]
NPM Gamma-1 exponent
Gamma-1 coefficient exponent, Bits[6:0]
0x032C
[7:0]
NPM Delta-0 linear
Delta-0 coefficient linear, Bits[7:0]
0x032D
[7:0]
Delta-0 coefficient linear, Bits[15:8]
0x032E
7
Reserved
[6:0]
NPM Delta-1 exponent
Delta-1 coefficient exponent, Bits[6:0]
1
Note that the digital loop filter base coefficients (α, β, γ, and δ) have the following general form: x(2y), where x is the linear component and y is the exponential
component of the coefficient. The value of the linear component (x) constitutes a fraction, where 0 ≤ x ≤ 1. The exponential component (y) is a signed integer.
OUTPUT PLL CONFIGURATION (REGISTER 0x0400 TO REGISTER 0x0408)
Table 64. Output PLL Setting1
Address
Bits
Bit Name
Description
0x0400
[7:0]
Output PLL (APLL)
charge pump current
LSB = 3.5 A
00000001b = 1 × LSB; 00000010b = 2 × LSB; 11111111b = 255 × LSB
Default: 0x81 = 451 A CP current
0x0401
[7:0]
APLL N divider
Division = 14 to 255
Default: 0x14 = divide-by-20
0x0402
[7:0]
Reserved
Reserved; default: 0x00
0x0403
[7:6]
APLL loop filter control
Pole 2 resistor Rp2; default: 0x07
Rp2 ()
Bit 7
Bit 6
500 (default)
0
333
0
1
250
1
0
200
1
[5:3]
Zero resistor, Rzero
Rzero ()
Bit 5
Bit 4
Bit 3
1500 (default)
0
1250
0
1
1000
0
1
0
930
0
1
1250
1
0
1000
1
0
1
750
1
0
680
1
相關PDF資料
PDF描述
GBM22DSAH CONN EDGECARD 44POS R/A .156 SLD
DK-2632-03 CABLE FIBER OPTIC DUAL LC-SC 3M
GEM30DTAS CONN EDGECARD 60POS R/A .156 SLD
GMM12DRXI CONN EDGECARD 24POS DIP .156 SLD
P1330R-105K INDUCTOR POWER 1000.0UH SMD
相關代理商/技術參數(shù)
參數(shù)描述
AD9559 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual PLL, Quad Input, Multiservice Line Card Adaptive Clock Translator
AD9559/PCBZ 功能描述:時鐘和定時器開發(fā)工具 Multi-protocol line card dual clock RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Modules 類型:Clock Conditioners 工具用于評估:LMK04100B 頻率:122.8 MHz 工作電源電壓:3.3 V
AD9559BCPZ 功能描述:時鐘發(fā)生器及支持產(chǎn)品 Multi-protocol line card dual clock RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56
AD9559BCPZ-REEL7 功能描述:時鐘發(fā)生器及支持產(chǎn)品 Multi-protocol line card dual clock RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56
AD9559PCBZ 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual PLL, Quad Input, Multiservice Line Card Adaptive Clock Translator