參數(shù)資料
型號： AD9558/PCBZ
廠商： Analog Devices Inc
文件頁數(shù)： 65/104頁
文件大?。?/td> 0K
描述： BOARD EVAL FOR AD9558
產(chǎn)品變化通告： AD9558 Minor Metal Mask Change 17/Apr/2012
設(shè)計資源： AD9558 Eval Brd BOM
AD9558 Schematic
標準包裝： 1
系列： *
Data Sheet
AD9558
Rev. B | Page 63 of 104
Reg
Addr
(Hex)
Opt
Name
D7
D6
D5
D4
D3
D2
D1
D0
Def
0x0209
IRQ pin
output mode
Reserved
Status signal
at IRQ pin[1:0]
Use IRQ pin
for status
signal
IRQ pin driver type[1:0]
1F
0x020A
IRQ mask
Reserved
SYSCLK
unlocked
SYSCLK
locked
APLL
unlocked
APLL
locked
APLL cal
complete
APLL cal
started
00
0x020B
Reserved
Pin
program
end
Sync
distribution
Watchdog
timer
EEPROM fault
EEPROM
complete
00
0x020C
Switching
Closed
Freerun
Holdover
Frequency
unlocked
Frequency
locked
Phase unlocked
Phase locked
00
0x020D
Reserved
History
updated
Frequency
unclamped
Frequency
clamped
Phase slew
unlimited
Phase slew
limited
00
0x020E
Reserved
REFB
validated
REFB
fault
cleared
REFB
fault
Reserved
REFA
validated
REFA fault
cleared
REFA fault
00
0x020F
Reserved
REFD
validated
REFD
fault
cleared
REFD fault
Reserved
REFC
validated
REFC fault
cleared
REFC fault
00
0x0210
Watchdog
Timer 1
Watchdog timer (ms), Bits[7:0]
00
0x0211
Watchdog timer (ms), Bits[15:8]
00
0x0300
Freerun
frequency TW
30-bit free run frequency tuning word[7:0]
11
0x0301
30-bit free run frequency tuning word[15:8]
15
0x0302
30-bit free run frequency tuning word[23:16]
64
0x0303
Reserved
30-bit free run frequency tuning word[29:24]
1B
0x0304
Digital
oscillator
control
Reserved
DCO
4-level
output
Reserved
(must be 1b)
Reserved
Reset SDM
10
0x0305
Reserved
00
0x0306
DPLL
frequency
clamp
Lower limit of pull-in range[7:0]
51
0x0307
Lower limit of pull-in range[15:8]
B8
0x0308
Reserved
Lower limit of pull-in range[19:16]
02
0x0309
Upper limit of pull-in range[7:0]
3E
0x030A
Upper limit of pull-in range[15:8]
0A
0x030B
Reserved
Upper limit of pull-in range[19:16]
0B
0x030C
Closed-loop
phase lock
offset
[±0.5 ms]
Fixed phase lock offset (signed; ps), Bits[7:0]
00
0x030D
Fixed phase lock offset (signed; ps), Bits[15:8]
00
0x030E
Fixed phase lock offset (signed; ps), Bits[23:16]
00
0x030F
Reserved
Fixed phase lock offset (signed; ps), Bits[29:24]
00
0x0310
Incremental phase lock offset step size (ps/step), Bits[7:0] (up to 65.5 ns/step)
00
0x0311
Incremental phase lock offset step size (ps/step), Bits[15:8] (up to 65.5 ns/step)
00
0x0312
Phase slew
rate limit
Phase slew rate limit (s/sec), Bits[7:0] (315 s/sec up to 65.536 ms/sec)
00
0x0313
Phase slew rate limit (s/sec), Bits[15:8] (315 s/sec up to 65.536 ms/sec)
00
0x0314
Holdover
history
History accumulation timer (ms), Bits[7:0] (up to 65 seconds)
0A
0x0315
History accumulation timer (ms), Bits[15:8] (up to 65 seconds)
00
0x0316
History mode
Reserved
Single
sample
fallback
Persistent
history
Incremental average
00
0x0317
L
Base Loop
Filter A
coefficient set
(high phase
margin)
HPM Alpha-0[7:0]
8C
0x0318
L
HPM Alpha-0[15:8]
AD
0x0319
L
Reserved
HPM Alpha-1[6:0]
4C
0x031A
L
HPM Beta-0[7:0]
F5
0x031B
L
HPM Beta-0[15:8]
CB
0x031C
L
Reserved
HPM Beta-1[6:0]
73
0x031D
L
HPM Gamma-0[7:0]
24
0x031E
L
HPM Gamma-0[15:8]
D8
0x031F
L
Reserved
HPM Gamma-1[6:0]
59
0x0320
L
HPM Delta-0[7:0]
D2
0x0321
L
HPM Delta-0[15:8]
8D
0x0322
L
Reserved
HPM Delta-1[6:0]
5A
相關(guān)PDF資料
PDF描述
GBM22DSAH CONN EDGECARD 44POS R/A .156 SLD
DK-2632-03 CABLE FIBER OPTIC DUAL LC-SC 3M
GEM30DTAS CONN EDGECARD 60POS R/A .156 SLD
GMM12DRXI CONN EDGECARD 24POS DIP .156 SLD
P1330R-105K INDUCTOR POWER 1000.0UH SMD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9559 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual PLL, Quad Input, Multiservice Line Card Adaptive Clock Translator
AD9559/PCBZ 功能描述:時鐘和定時器開發(fā)工具 Multi-protocol line card dual clock RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Modules 類型:Clock Conditioners 工具用于評估:LMK04100B 頻率:122.8 MHz 工作電源電壓:3.3 V
AD9559BCPZ 功能描述:時鐘發(fā)生器及支持產(chǎn)品 Multi-protocol line card dual clock RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
AD9559BCPZ-REEL7 功能描述:時鐘發(fā)生器及支持產(chǎn)品 Multi-protocol line card dual clock RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
AD9559PCBZ 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual PLL, Quad Input, Multiservice Line Card Adaptive Clock Translator
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*