- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98009 > MB86964PFV-G 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 PDF資料下載
參數(shù)資料
| 型號(hào)： | MB86964PFV-G |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 |
| 封裝： | SHRINK, PLASTIC, QFP-100 |
| 文件頁(yè)數(shù)： | 22/52頁(yè) |
| 文件大?。?/td> | 373K |
| 代理商： | MB86964PFV-G |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)當(dāng)前第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)
MB86964
29
Table 13. Network Error Monitoring Modes
ACPT
BAD
PKTS
DLCR5<5>
ACPT SHORT
PKTS
DLCR5<3>
INT EN SHORT
PKT ERR
DLCR3<3>
INT EN ALIGN
ERR
DLCR3<2>
INT EN
CRC
ERR
DLCR3<1>
MODE
0
0
X
X
X
Normal operating mode. Only error
free packets are saved in the receive
buffer. Error interrupts will occur if
enabled, when a packet with errors is
received.
0
1
0
X
X
Save good packets and short packets
if otherwise error-free in buffer. Inter-
rupts only for alignment and CRC er-
rors, if enabled. RX PKT bit
DLCR1<7> set high if good or short
packet is received.
1
0
0
0
0
Save good packets and packets with
short, alignment or CRC errors in
buffer. RX PKT bit DLCR1<7> set
high if good packet or packet with er-
ror is received.
1
1
X
X
X
Not normally used.
TRANSMIT MODE REGISTER
This register, shown in Table 14, contains two control bits
associated with transmission, a bit which extends the DMA re-
quest and a collision counter. See Table 15 for interpretation of
the count value in COL CTR<3:0>.
Table 14. DLCR4 - Transmit Mode Register
BIT
SYMBOL
TYPE
DESCRIPTION
7:4
COL CTR
<3:0>
R
COLLISION COUNT 3 thru 0: Indicate the number of consecutive collisions encountered
by the current transmit packet. Read only. Initial value is not predictable until first packet
transmits. See table 17.
3
0
N0
RESERVED. Write 0.
2
DREQ
EXTND
RW1
DMA REQUEST EXTEND: When low and DMA mode is in use, extends DMA Request
until last transfer cycle. Normally DMA Request terminates after next-to-the-last cycle.
1
LBC
RW1
LOOPBACK CONTROL: This bit controls encoder/decoder loopback function. A ‘0’ on
this bit places MB86964 in internal loopback mode.
0
EN TX
DEFER
RW0
ENABLE TRANSMIT DEFER: Program this bit low for normal network operation. When
high, the transmitter will not defer to traffic on the network.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB86965 | 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP16 |
| MB86976PF-G | 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144 |
| MB87033BPF | SCSI BUS CONTROLLER, PQFP80 |
| MB8867P | 21.33 MHz, PROC SPECIFIC CLOCK GENERATOR, PDIP24 |
| MB88R157A | OTHER CLOCK GENERATOR, PDSO8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB86965 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:EtherCoupler ETHERNET CONTROLLER WITH 10BASE?T TRANSCEIVER |
| MB86965B | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:EtherCoupler ETHERNET CONTROLLER WITH 10BASE?T TRANSCEIVER |
| MB86965BPF-G-BND | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:EtherCoupler ETHERNET CONTROLLER WITH 10BASE?T TRANSCEIVER |
| MB86967 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:LAN Controller with PC Card, ISA Bus, and General-purpose Bus Interfaces |
| MB86967PFV | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:LAN Controller with PC Card, ISA Bus, and General-purpose Bus Interfaces |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。