- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98009 > MB86964PFV-G 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 PDF資料下載
參數(shù)資料
| 型號： | MB86964PFV-G |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 |
| 封裝： | SHRINK, PLASTIC, QFP-100 |
| 文件頁數(shù)： | 11/52頁 |
| 文件大小： | 373K |
| 代理商： | MB86964PFV-G |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
MB86964
19
The MB86964 provides additional loopback testing functions
controlled by LBC. When the twisted-pair port is selected and
LBC is asserted, the loopback is forced regardless of the state of
the TPI inputs or link test failure. When the AUI port is selected
and LBC is asserted, internal local loopback is enabled. If LBC
is negated, no local AUI loopback occurs.
During loopback, data is routed from the transmit buffer to the
transmit section of the data link controller, through the Man-
chester encoder, back through the Manchester decoder,
through the receiver section of the data link controller, and is
then stored in the receive buffer. Software can then read and
check the received packet that has traveled through the
MB86964 transmit and receive sections. Receipt of the loop-
back data into the receive buffer can be disabled by asserting
FILTER SELF RX, BMPR14<0>.
The transmitted data is
blocked from appearing at the network outputs while the
MB86964 is in forced loopback mode (LBC asserted).
Link Integrity Test
The link integrity test determines the status of the receive side
twisted-pair cable. Link integrity testing is enabled when
LINK TEST EN, BMPR13<5>, is set low. When enabled, the
receiver recognizes the link integrity pulses transmitted in the
absence of receive traffic. If no serial data stream or link integ-
rity pulses are detected within 50 to 150 milliseconds, the
MB86964 enters a link-fail state and disables the transmit and
automatic local loopback functions. The MB86964 ignores
any link integrity pulse with an interval less than 2 to 7 millisec-
onds. The MB86964 remains in the link-fail state until it de-
tects either a serial data packet or two or more link integrity
pulses.
Remote Signaling
The MB86964 transmits standard link pulses that meet the
10BASE-T specification. However, the MB86964 encodes
additional status information into the link pulse by varying the
link-pulse timing; this is referred to as remote signaling. By us-
ing alternate pulse intervals, the MB86964 signals three condi-
tions: Remote Linkdown, Remote Jabber, and Remote Signal-
ing Capability. The MB86964 also recognizes these alternate
pulse intervals when received from a remote unit. Remote sta-
tus conditions are indicated as RLD, BMPR15<7>, RJAB,
BMPR15<5>, and RMT PORT, BMPR15<4>.
Connecting to the Network
Figure 11 shows typical connections between the MB86964’s
twisted pair and AUI ports and the network.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB86965 | 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP16 |
| MB86976PF-G | 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144 |
| MB87033BPF | SCSI BUS CONTROLLER, PQFP80 |
| MB8867P | 21.33 MHz, PROC SPECIFIC CLOCK GENERATOR, PDIP24 |
| MB88R157A | OTHER CLOCK GENERATOR, PDSO8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB86965 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:EtherCoupler ETHERNET CONTROLLER WITH 10BASE?T TRANSCEIVER |
| MB86965B | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:EtherCoupler ETHERNET CONTROLLER WITH 10BASE?T TRANSCEIVER |
| MB86965BPF-G-BND | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:EtherCoupler ETHERNET CONTROLLER WITH 10BASE?T TRANSCEIVER |
| MB86967 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:LAN Controller with PC Card, ISA Bus, and General-purpose Bus Interfaces |
| MB86967PFV | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:LAN Controller with PC Card, ISA Bus, and General-purpose Bus Interfaces |
發(fā)布緊急采購，3分鐘左右您將得到回復。