
733
SAM4CP [DATASHEET]
43051E–ATPL–08/14
35.6.6 UART Status Register
Name:
UART_SR
Address:
0x400E0614 (0), 0x48004014 (1)
Access:
Read-only
RXRDY: Receiver Ready
0 = No character has been received since the last read of the UART_RHR or the receiver is disabled.
1 = At least one complete character has been received, transferred to UART_RHR and not yet read.
TXRDY: Transmitter Ready
0 = A character has been written to UART_THR and not yet transferred to the internal shift register, or the transmitter is disabled.
1 = There is no character written to UART_THR not yet transferred to the internal shift register.
ENDRX: End of Receiver Transfer
0 = The end of transfer signal from the receiver PDC channel is inactive.
1 = The end of transfer signal from the receiver PDC channel is active.
ENDTX: End of Transmitter Transfer
0 = The end of transfer signal from the transmitter PDC channel is inactive.
1 = The end of transfer signal from the transmitter PDC channel is active.
OVRE: Overrun Error
0 = No overrun error has occurred since the last RSTSTA.
1 = At least one overrun error has occurred since the last RSTSTA.
FRAME: Framing Error
0 = No framing error has occurred since the last RSTSTA.
1 = At least one framing error has occurred since the last RSTSTA.
PARE: Parity Error
0 = No parity error has occurred since the last RSTSTA.
1 = At least one parity error has occurred since the last RSTSTA.
31
–
30
–
29
–
28
–
27
–
26
–
25
–
24
–
23
–
22
–
21
–
20
–
19
–
18
–
17
–
16
–
15
–
14
–
13
–
12
11
10
–
9
8
–
RXBUFF
TXBUFE
TXEMPTY
7
6
5
4
3
2
–
1
0
PARE
FRAME
OVRE
ENDTX
ENDRX
TXRDY
RXRDY