- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄97869 > DS3131 (MAXIM INTEGRATED PRODUCTS INC) SPECIALTY TELECOM CIRCUIT, PBGA256 PDF資料下載
參數(shù)資料
| 型號： | DS3131 |
| 廠商： | MAXIM INTEGRATED PRODUCTS INC |
| 元件分類： | Telecom IC:Other |
| 英文描述： | SPECIALTY TELECOM CIRCUIT, PBGA256 |
| 封裝： | 27 X 27 MM, PLASTIC, BGA-256 |
| 文件頁數(shù)： | 49/174頁 |
| 文件大小： | 1261K |
| 代理商： | DS3131 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁當(dāng)前第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁
DS3131
142 of 174
If the local bus is used as 16-bit bus, then the LBW control bit must be set to 0. In 16-bit accesses, the
host can either perform a 16-bit access or an 8-bit access by asserting the appropriate PCBE signals (see
Table 11-C). For 16-bit access, the host enables the combination of either PCBE0/PCBE1 or
PCBE2/PCBE3 and the local bus block maps the word from/to the PCI bus to/from the LD[15:0]
signals. For 8-bit access in the 16-bit bus mode, the host must assert just one of the PCBE0 to PCBE3
signals. If the host asserts a combination of PCBE signals not supported by the local bus, the local bus
rejects the access and the PCI block returns a target abort to the host. See Section 10 for details on a
target abort. Section 11.3 contains a number of timing examples for the local bus.
Table 11-C. Local Bus 16-Bit Width Address, LD,
LBHE
LBHE Setting
PCBE
PCBE [3:0]
8/16
A1
A0
LD[15:8]
LD[7:0]
LBHE
1110
8
0
Active
1
1101
8
0
1
Active
0
1100
16
0
Active
0
1011
8
1
0
Active
1
0111
8
1
Active
0
0011
16
1
0
Active
0
Note 1:
All other possible states for
PCBE cause the device to return a target abort to the host.
Note 2:
The 16-bit data picked from the PCI bus is routed/sampled to/from the LD[7:0] and LD[15:8] signal lines as shown.
Note 3:
If no
PCBE signals are asserted during an access, a target abort is not returned and no transaction occurs on the local bus.
Bridge Mode Bus Arbitration
In bridge mode, the local bus has the ability to arbitrate for bus access. In order for this feature to
operate, the host must access the PCI bridge mode control register (LBBMC) and enable it through the
LARBE control bit (the default is bus arbitration disabled). If bus arbitration is enabled, then, before a
bus transaction can occur, the local bus first requests bus access by asserting the LHOLD (LBR) signal
and then waits for the bus to be granted from the local bus arbiter by sensing that the LHLDA (LBG) has
been asserted. If the host on the PCI bus attempts a local bus access when the local bus is not granted by
the local bus master (LBGACK is deasserted), the local bus block immediately informs the host by
issuing a PCI target retry that the local bus is busy and cannot be accessed at that time (in other words,
come back later). See Section 10 for details about the PCI target retry. When this happens, the local bus
block does not attempt the bus access and keeps the LA, LD, LBHE, LWR (LR/W), and LRD (LDS)
signals three-stated.
If the host attempts a local bus access when the bus is busy, the local bus block requests bus access, and,
after it has been granted, it seizes the bus for the time programmed into the local bus arbitration timer
(LAT0 to LAT3 in the LBBMC register), which can be from 32 to 1,048,576 clocks. As long as the local
bus has been granted and the arbitration timer has at least 16 clocks left, the host is allowed to access the
local bus. See Figure 11-4 and the timing examples in Section 11.3 for more details.
Bridge Mode Bus Transaction Timing
When the local bus is operated in PCI bridge mode, the bus transaction time can be determined either
from an external ready signal (LRDY) or from the PCI bridge mode control register (LBBMC), which
allows a bus transaction time of 1 to 11 LCLK cycles. If the total access time to the local bus exceeds 16
PCLK cycles, the PCI access times out and a PCI target retry is sent to the host. This only occurs when
LRDY has not been detected within 9 clocks. If this happens, the local bus error (LBE) status bit in the
status master (SM) register is set. Additional details about the LBE status bit can be found in Section 5.
Section 11.3.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS3134 | DATACOM, FRAMER, PBGA256 |
| DS3150QN | DATACOM, PCM TRANSCEIVER, PQCC28 |
| DS3150Q | DATACOM, PCM TRANSCEIVER, PQCC28 |
| DS3150TN | DATACOM, PCM TRANSCEIVER, PDIP48 |
| DS3150T | DATACOM, PCM TRANSCEIVER, PQFP48 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS3131DK | 功能描述:通信集成電路 - 若干 RoHS:否 制造商:Maxim Integrated 類型:Transport Devices 封裝 / 箱體:TECSBGA-256 數(shù)據(jù)速率:100 Mbps 電源電壓-最大:1.89 V, 3.465 V 電源電壓-最小:1.71 V, 3.135 V 電源電流:50 mA, 225 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝:Tube |
| DS3134 | 功能描述:IC CTRLR HDLC CHATEAU 256-BGA RoHS:否 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A |
| DS-313PIN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog Miscellaneous |
| DS-313-PIN | 功能描述:信號調(diào)節(jié) RoHS:否 制造商:EPCOS 產(chǎn)品:Duplexers 頻率:782 MHz, 751 MHz 頻率范圍: 電壓額定值: 帶寬: 阻抗:50 Ohms 端接類型:SMD/SMT 封裝 / 箱體:2.5 mm x 2 mm 工作溫度范圍:- 30 C to + 85 C 封裝:Reel |
| DS31400 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:8-Input, 14-Output, Dual DPLL Timing IC with Sub-ps Output Jitter |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。