- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄97869 > DS3131 (MAXIM INTEGRATED PRODUCTS INC) SPECIALTY TELECOM CIRCUIT, PBGA256 PDF資料下載
參數(shù)資料
| 型號： | DS3131 |
| 廠商： | MAXIM INTEGRATED PRODUCTS INC |
| 元件分類： | Telecom IC:Other |
| 英文描述： | SPECIALTY TELECOM CIRCUIT, PBGA256 |
| 封裝： | 27 X 27 MM, PLASTIC, BGA-256 |
| 文件頁數(shù)： | 142/174頁 |
| 文件大小： | 1261K |
| 代理商： | DS3131 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁當前第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁
DS3131
7 of 174
Table 1-A. Data Sheet Definitions
The following terms are used throughout this data sheet.
Note: The DS3131’s ports are numbered 0 to 39; the HDLC channels are numbered 1 to 40. HDLC Channel 1 is always associated with Port
0, HDLC Channel 2 with Port 1, and so on.
TERM
DEFINITION
BERT
Bit Error-Rate Tester
Descriptor
A message passed back and forth between the DMA and the host
Dword
Double word; a 32-bit data entity
DMA
Direct Memory Access
FIFO
First In, First Out. A temporary memory storage scheme.
HDLC
High-Level Data-Link Control
Host
The main controller that resides on the PCI Bus
n/a
Not assigned
2. DETAILED DESCRIPTION
The DS3131 BoSS HDLC controller is based on Dallas Semiconductor’s DS3134 CHATEAU HDLC
controller. Both devices share the same DMA and FIFO structure as well as the same signal locations for
the local bus and the PCI bus. The primary difference between the two devices is in the Layer 1
functionality. The CHATEAU supports channelized T1/E1 whereas the BoSS does not. Therefore, the
Layer 1 functions in the CHATEAU that support channelized interfaces do not exist in the BoSS.
Figure 2-1 shows the major blocks of the device. The DS3131 can be operated in two configurations
The Layer 1 block handles the physical input and output of serial data to and from the DS3131. The
DS3131 is capable of operating in a number of modes and can be used in many applications requiring
high-density and high-speed HDLC termination. Section 15 details a few common applications for the
DS3131. The Layer 1 block prepares the incoming data for the HDLC block and grooms data from the
HDLC block for transmission. The Layer 1 block interfaces directly to the BERT block. The BERT
block can generate and detect both pseudorandom and repeating bit patterns and is used to test and stress
data communication links. The BERT block is a global chip resource that can be assigned to any one of
the 40 bit-synchronous ports.
The DS3131 BoSS is composed of 40 bit-synchronous HDLC controllers (one for each port) that are
each capable of operating at speeds up to 52Mbps. The bit-synchronous HDLC controllers also have
serial interfaces. The HDLC controllers perform all of the Layer 2 processing, which includes zero
stuffing and destuffing, flag generation and detection, CRC generation and checking, and abort
generation and checking.
In the receive path, the following process occurs. The HDLC controllers collect the incoming data and
then signal the FIFO that the controller has data to transfer. The 40 ports are priority decoded (Port 0 gets
the highest priority) for the data transfer from the HDLC controllers to the FIFO block. There is no
priority of transfer between the HDLC controllers and the FIFO because the DS3131 handles up to
132Mbps in both the receive and the transmit directions without any potential data loss because of
priority conflicts.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS3134 | DATACOM, FRAMER, PBGA256 |
| DS3150QN | DATACOM, PCM TRANSCEIVER, PQCC28 |
| DS3150Q | DATACOM, PCM TRANSCEIVER, PQCC28 |
| DS3150TN | DATACOM, PCM TRANSCEIVER, PDIP48 |
| DS3150T | DATACOM, PCM TRANSCEIVER, PQFP48 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS3131DK | 功能描述:通信集成電路 - 若干 RoHS:否 制造商:Maxim Integrated 類型:Transport Devices 封裝 / 箱體:TECSBGA-256 數(shù)據(jù)速率:100 Mbps 電源電壓-最大:1.89 V, 3.465 V 電源電壓-最小:1.71 V, 3.135 V 電源電流:50 mA, 225 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝:Tube |
| DS3134 | 功能描述:IC CTRLR HDLC CHATEAU 256-BGA RoHS:否 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標準包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A |
| DS-313PIN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog Miscellaneous |
| DS-313-PIN | 功能描述:信號調(diào)節(jié) RoHS:否 制造商:EPCOS 產(chǎn)品:Duplexers 頻率:782 MHz, 751 MHz 頻率范圍: 電壓額定值: 帶寬: 阻抗:50 Ohms 端接類型:SMD/SMT 封裝 / 箱體:2.5 mm x 2 mm 工作溫度范圍:- 30 C to + 85 C 封裝:Reel |
| DS31400 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:8-Input, 14-Output, Dual DPLL Timing IC with Sub-ps Output Jitter |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。