- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11203 > ADUC7032BSTZ-88-RL (Analog Devices Inc)IC MCU 96K FLASH DUAL 48LQFP PDF資料下載
參數(shù)資料
| 型號： | ADUC7032BSTZ-88-RL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 42/120頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MCU 96K FLASH DUAL 48LQFP |
| 標(biāo)準(zhǔn)包裝： | 2,000 |
| 系列： | MicroConverter® ADuC7xxx |
| 核心處理器： | ARM7 |
| 芯體尺寸： | 16/32-位 |
| 速度： | 20.48MHz |
| 連通性： | LIN，SPI，UART/USART |
| 外圍設(shè)備： | POR，PSM，溫度傳感器，WDT |
| 輸入/輸出數(shù)： | 9 |
| 程序存儲器容量： | 96KB（48K x 16） |
| 程序存儲器類型： | 閃存 |
| RAM 容量： | 1.5K x 32 |
| 電壓 - 電源 (Vcc/Vdd)： | 3.5 V ~ 18 V |
| 數(shù)據(jù)轉(zhuǎn)換器： | A/D 2x16b |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 105°C |
| 封裝/外殼： | 48-LQFP |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁當(dāng)前第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁
ADuC7032-8L
Rev. A | Page 28 of 120
FEE0MOD and FEE1MOD Registers
Name:
FEE0MOD and FEE1MOD
Address:
0xFFFF0E04 and 0xFFFF0E84
Default Value (Both Registers):
0x00
Access:
Read/write
Function:
These registers are written by user code to configure the mode of operation of the Flash/EE memory controllers.
Table 16. FEE0MOD and FEE1MOD MMR Bit Designations
Bit
15 to 7
Not Used. These bits are reserved for future functionality and should be written as 0 by user code.
6 to 5
Flash/EE Security Lock Bits. These bits must be written as [6:5] = 10 to complete the Flash security protect sequence.
4
Flash/EE Controller Command Complete Interrupt Enable.
Set to 1 by user code to enable the Flash/EE controller to generate an interrupt upon completion of a Flash/EE command.
Cleared to disable the generation of a Flash/EE interrupt upon completion of a Flash/EE command.
3
Flash/EE Erase/Write Enable.
Set by user code to enable the Flash/EE erase and write access via FEExCON.
Cleared by user code to disable the Flash/EE erase and write access via FEExCON.
2
Reserved. Should be written as 0.
1
Flash/EE Controller Abort Enable.
Set to 1 by user code to enable the Flash/EE controller abort functionality.
0
Reserved. Should be written as 0.
1 x is 0 or 1 to designate Flash/EE Block 0 or Flash/EE Block 1.
FLASH/EE MEMORY SECURITY
The 94 kB of Flash/EE memory available to the user can be
read-protected and write-protected using the FFE0HID and
FEE1HID registers.
In Block 0, the FEE0HID MMR protects the 30 kB of Flash/EE
memory. Bit 0 to Bit 28 of this register protect Page 0 to Page 57
from writing. Each bit protects two pages, that is, 1 kB. Bit 29 to
Bit 30 protect Page 58 and Page 59, respectively; that is, each bit
write-protects a single page of 512 bytes. The MSB of this register
(Bit 31) protects Block 0 from being read through JTAG.
The FEE0PRO register mirrors the bit definitions of the FEE0HID
MMR. The FEE0PRO MMR allows user code to lock the protec-
tion or security configuration of the Flash/EE memory so that
the protection configuration is automatically loaded on
subsequent power-on or reset events.
This flexibility allows the user to set and test protection settings
temporarily using the FEE0HID MMR and subsequently lock
the required protection configuration (using FEE0PRO) when
shipping protection systems into the field.
In Block 1 (64 kB), the FEE1HID MMR protects the 64 kB of
Flash/EE memory. Bit 0 to Bit 29 of this register protect Page 0
to Page 119 from writing. Each bit protects four pages, that is, 2 kB.
Bit 30 protects Page 120 to Page 127; that is, Bit 30 write-protects
eight pages of 512 bytes. The MSB of this register (Bit 31) protects
Flash/EE Block 1 from being read through JTAG.
As with Block 0, the FEE1PRO register mirrors the bit defini-
tions of the FEE1HID MMR. The FEE1PRO MMR allows user
code to lock the protection or security configuration of the
Flash/EE memory so that the protection configuration is
automatically loaded on subsequent power-on or reset events.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AT91R40008-66AU-999 | IC MCU 32BIT RISC 100LQFP |
| ADUC7024BSTZ62-RL | IC MCU 12BIT 1MSPS UART 64-LQFP |
| VE-B33-IW-F3 | CONVERTER MOD DC/DC 24V 100W |
| VE-B33-IW-F1 | CONVERTER MOD DC/DC 24V 100W |
| VE-B34-IX-F3 | CONVERTER MOD DC/DC 48V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADUC7032BSTZ-8L | 制造商:Analog Devices 功能描述:FLASH 96K ARM7 TRIPLE 16-BIT ADC LIN IC. - Trays |
| ADUC7032BSTZ-8L-RL | 制造商:Analog Devices 功能描述:FLASH 96K ARM7 TRIPLE 16-BIT ADC LIN IC. - Tape and Reel |
| ADUC7032BSTZ-8V | 制造商:Analog Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述: |
| ADUC7032BSTZ-8V-RL | 功能描述:IC BATTERY SENSOR PREC 48-LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC7xxx 標(biāo)準(zhǔn)包裝:1,500 系列:AVR® ATtiny 核心處理器:AVR 芯體尺寸:8-位 速度:16MHz 連通性:I²C，LIN，SPI，UART/USART，USI 外圍設(shè)備:欠壓檢測/復(fù)位，POR，PWM，溫度傳感器，WDT 輸入/輸出數(shù):16 程序存儲器容量:8KB（4K x 16） 程序存儲器類型:閃存 EEPROM 大小:512 x 8 RAM 容量:512 x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 11x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 125°C 封裝/外殼:20-SOIC（0.295"，7.50mm 寬） 包裝:帶卷 (TR) |
| ADUC7033 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Integrated Precision Battery Sensor For Automotive |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。