- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368307 > PSOC (Cypress Semiconductor Corp.) 8-Bit Programmable System-on-Chip (PSoC⑩) Microcontrollers PDF資料下載
參數(shù)資料
| 型號： | PSOC |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | 8-Bit Programmable System-on-Chip (PSoC⑩) Microcontrollers |
| 中文描述： | 8位可編程系統(tǒng)（的PSoC⑩）微控制器片上 |
| 文件頁數(shù)： | 73/148頁 |
| 文件大?。?/td> | 1412K |
| 代理商： | PSOC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁當(dāng)前第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁
Analog PSoC Blocks
September 5, 2002
Document #: 38-12010 CY Rev. ** CMS Rev. 3.20
73
10.4
Analog Reference and Bias
Control
The references in the analog array are driven by single
op-amps. A single ground referred signal is taken as the
reference input and then offset with respect to analog
ground. The reference can be input on a pin, it can be
taken from the bandgap, or it can be set to be the sup-
plies. A series of op-amps are used to do the level shift-
ing and buffering for driving the array. As more loads are
added on the reference lines, the response will slow
down. Settling time will be roughly linear with load.
A separate bias circuit controls the 3 rows. The first row
is to be controlled independently. The second and third
rows have their bias control tied together.
10.5
AGND, REFHI, REFLO
BGT Bandgap Test is used for internal reference voltage
testing.
HBE controls the bias level. There is a trade-off in the
usage of this bias level. At high bias levels, the op-amp
swings are more limited but the op-amp can be faster. At
low bias levels, wider swings (and hence lower supply
voltages) are possible, but the op-amp is slower.
REF denotes Analog Array Reference Control.
PWR denotes Analog Array Power Control.
Analog Reference Control Register (ARF_CR, Address = Bank 0, 63h)
Table 62:
Analog Reference Control Register
Bit #
POR
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
Read/Write
RW
RW
RW
RW
RW
RW
RW
RW
Bit Name
BGT
HBE
REF[2]
REF[1]
REF[0]
PWR[2]
PWR[1]
PWR[0]
Bit 7
:
BGT
Bandgap Test used for internal reference voltage testing (customer should not alter; must be written as 0)
Bit 6
:
HBE
Bias level control for op-amps
0 = Low bias mode for analog array
1 = High bias mode for analog array
Bit [5:3]
:
REF [2:0]
Analog Array Reference Control
AGND
High/Low
0 0 0 = Vcc/2
± Bandgap
0 0 1 = P2[4]
± P2[6]
0 1 0 = Vcc/2
± Vcc/2
0 1 1 = 2 Bandgap ± Bandgap
1 0 0 = 2 Bandgap ± P2[6]
1 0 1 = P2[4]
± Bandgap
1 1 0 = Reserved
1 1 1 = Reserved
Bit [2:0]
:
PWR [2:0]
Analog Array Power Control
0 0 0 = All Analog Off
0 0 1 = SC Off, REFPWR Low
0 1 0 = SC Off, REFPWR Med
0 1 1 = SC Off, REFPWR High
1 0 0 = SC On, REFPWR Off
1 0 1 = SC On, REFPWR Low
1 1 0 = SC On, REFPWR Med
1 1 1 = SC On, REFPWR High
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PSOT03LC | ULTRA LOW CAPACITANCE TVS ARRAY |
| PS0T03LC | ULTRA LOW CAPACITANCE TVS ARRAY |
| PSOT05LC | ULTRA LOW CAPACITANCE TVS ARRAY |
| PSOT08LC | ULTRA LOW CAPACITANCE TVS ARRAY |
| PSOT12LC | D-SUB |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PSOK10001 | 制造商:Value Added 功能描述: |
| PSOODO3A | 制造商:MACOM 制造商全稱:Tyco Electronics 功能描述:Versatile Power Entry Module with Small Footprint |
| PSOODO3B | 制造商:MACOM 制造商全稱:Tyco Electronics 功能描述:Versatile Power Entry Module with Small Footprint |
| PSOODO6A | 制造商:MACOM 制造商全稱:Tyco Electronics 功能描述:Versatile Power Entry Module with Small Footprint |
| PSOODO6B | 制造商:MACOM 制造商全稱:Tyco Electronics 功能描述:Versatile Power Entry Module with Small Footprint |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。