- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368307 > PSOC (Cypress Semiconductor Corp.) 8-Bit Programmable System-on-Chip (PSoC⑩) Microcontrollers PDF資料下載
參數(shù)資料
| 型號： | PSOC |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | 8-Bit Programmable System-on-Chip (PSoC⑩) Microcontrollers |
| 中文描述： | 8位可編程系統(tǒng)（的PSoC⑩）微控制器片上 |
| 文件頁數(shù)： | 64/148頁 |
| 文件大?。?/td> | 1412K |
| 代理商： | PSOC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁當前第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁
Cypress MicroSystems CY8C25122/CY8C26233/CY8C26443/CY8C26643 Family Data Sheet
64
Document #: 38-12010 CY Rev. ** CMS Rev. 3.20
September 5, 2002
2.
Enabling
The data input to the Dead-Band function is hard-
ware to the primary output of the previous block,
which is typically programmed to be a PWM. The
proper order for enabling these blocks (writing the
Control Register 0) is PWM first, then Dead-Band.
3.
Disabled State
When the Control Register Enable bit is set to ‘0’,
the internal block clock is turned off. A write to Data
Register 1 (Period) is loaded directly into Data Reg-
ister 0 (Counter) to initialize or reset the dead-band
time. All outputs are low and the block interrupt is
held low.
4.
Asserting the Kill Signal
When the Kill signal is asserted high, both outputs
FO and F1 are held low. When the Kill signal is
selected from an external source through a Global
Input, it is synchronized to the 24 MHz clock and
therefore has up to 42 ns of latency.
5.
Negating the Kill Signal
The Kill signal may be negated at any time. How-
ever, the output may be enabled at an arbitrary time
with respect to the F0 and F1 generation. If exact
timing is required when re-enabling the F0 and F1
outputs, the following procedure is recommended:
1.Kill is asserted.
2.Write to Control Register 0 to disable the
block.
3.Write to Data Register 1 (Deadband time) to
initialize the period.
4.Kill is eventually negated.
5.Write to Control Register 0 to enable the
block.
9.5.4
PRS - Pseudo-Random Sequence
Generator
9.5.4.1
Summary
The PRS function generates an output waveform corre-
sponding to a sequence of pseudo-random numbers. A
linear-feedback shift register generates the sequence
according to a user-specified polynomial. The width of
the numbers in the sequence is variable and the initial
value is determined by a user-defined “seed” value. PRS
PSoC blocks can be chained to increase the width of the
numbers and, hence, the length of the sequence. A
chain of N PSoC blocks can generate numbers from 2-
to 8N-bits wide and sequences of up to 2
8N
-1 distinct val-
ues.
9.5.4.2
Registers
Data Register 0 implements a linear-feedback shift regis-
ter. Data Register 2 holds the “seed” value and when the
block is disabled, a write to Data Register 2 is loaded
directly into Data Register 0 (The block must be disabled
when writing this value). Data Register 1 specifies the
polynomial and width of the numbers in the sequence
(see
9.5.4.6
).
9.5.4.3
Inputs
The clock input determines the rate at which the output
sequence is produced. The data input must be set to low
for the block to function as a PRS. The multiplexer for
selecting these inputs is controlled by the PSoC block
Input Register (DBA00IN-DCA07IN).
9.5.4.4
Outputs
The PRS function drives the output serial data stream
synchronous with the input clock. The output bits change
on the rising edge of the input clock. The output may be
driven on the Global Output bus or to the subsequent
digital PSoC block. The PSoC block Output Register
(DBA00OU-DCA07OU) controls output options.
9.5.4.5
Interrupts
The PRS function provides an interrupt based on the
Compare signal between Data Register 0 and Data Reg-
ister 2. Data Register 2 is initially loaded with the “seed”
value, and therefore a periodic interrupt will be gener-
ated when the PRS count matches the seed value.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PSOT03LC | ULTRA LOW CAPACITANCE TVS ARRAY |
| PS0T03LC | ULTRA LOW CAPACITANCE TVS ARRAY |
| PSOT05LC | ULTRA LOW CAPACITANCE TVS ARRAY |
| PSOT08LC | ULTRA LOW CAPACITANCE TVS ARRAY |
| PSOT12LC | D-SUB |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PSOK10001 | 制造商:Value Added 功能描述: |
| PSOODO3A | 制造商:MACOM 制造商全稱:Tyco Electronics 功能描述:Versatile Power Entry Module with Small Footprint |
| PSOODO3B | 制造商:MACOM 制造商全稱:Tyco Electronics 功能描述:Versatile Power Entry Module with Small Footprint |
| PSOODO6A | 制造商:MACOM 制造商全稱:Tyco Electronics 功能描述:Versatile Power Entry Module with Small Footprint |
| PSOODO6B | 制造商:MACOM 制造商全稱:Tyco Electronics 功能描述:Versatile Power Entry Module with Small Footprint |
發(fā)布緊急采購，3分鐘左右您將得到回復。