![](http://datasheet.mmic.net.cn/330000/PM6344-RI_datasheet_16444359/PM6344-RI_29.png)
STANDARD PRODUCT
PMC-Sierra, Inc.
PM6344 EQUAD
PMC-951013
ISSUE 5
QUADRUPLE E1 FRAMER
16
Pin Name
Type
Pin No.
Function
BRPCM[1]
BRPCM[2]
BRPCM[3]
BRPCM[4]/
Output
103
104
107
108
Backplane Receive PCM (BRPCM[4:1]). The
BRPCM[4:1] signals are available on these outputs
when the backplane is configured for single-rail output.
Each BRPCM[x] signal contains the recovered data
stream passed through the ELST block, and the SIGX
block. When the ELST is not by-passed or the
RCLKOSEL register bit is not set, the BRPCM[x] stream
is aligned to the backplane timing and is updated on the
falling edge of the associated BRCLK. When the ELST
is by-passed or the RCLKOSEL register bit is set,
BRPCM[x] is aligned to the receive line timing and is
updated on the falling edge of the associated RCLKO[x].
BRDP[1]
BRDP[2]
BRDP[3]
BRDP[4]
Backplane Receive Positive Line Pulse (BRDP[4:1]).
The BRDP[4:1] signals are available on these outputs
when the backplane is configured for dual-rail output.
Each BRDP[x] NRZ output represents the RZ receive
digital positive pulse signal extracted from the input
bipolar signal. BRDP[x] is updated on the falling edge of
the associated RCLKO[x].
MRD
Output
59
Multiplexed Receive Data (MRD). When the multiplex
enable (MENB) input is asserted low, the four sets of
PCM and signaling streams are bit interleaved into a
single 16.384 Mbit/s serial stream presented on MRD
aligned with MRFPI. MRFPI is sampled on the rising
edge of MRCLK and MRD is updated on the falling edge
of MRCLK.
When MENB input is deasserted high, each PCM and
signaling stream has its own dedicated pin and MRD is
unused.